summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2023-10-12clk: renesas: r9a08g045: Add clock and reset support for SDHI1 and SDHI2Claudiu Beznea
2023-10-12clk: renesas: rzg2l: Use %x format specifier to print CLK_ON_R()Claudiu Beznea
2023-10-10clk: renesas: Add minimal boot support for RZ/G3S SoCClaudiu Beznea
2023-10-10clk: renesas: rzg2l: Add divider clock for RZ/G3SClaudiu Beznea
2023-10-10clk: renesas: rzg2l: Refactor SD mux driverClaudiu Beznea
2023-10-09clk: versaclock7: Convert to use maple tree register cacheMark Brown
2023-10-09clk: versaclock5: Convert to use maple tree register cacheMark Brown
2023-10-09clk: versaclock3: Convert to use maple tree register cacheMark Brown
2023-10-09clk: versaclock3: Remove redundant _is_writeable()Mark Brown
2023-10-09clk: si570: Convert to use maple tree register cacheMark Brown
2023-10-09clk: si544: Convert to use maple tree register cacheMark Brown
2023-10-09clk: si5351: Convert to use maple tree register cacheMark Brown
2023-10-09clk: si5341: Convert to use maple tree register cacheMark Brown
2023-10-09clk: si514: Convert to use maple tree register cacheMark Brown
2023-10-09clk: cdce925: Convert to use maple tree register cacheMark Brown
2023-10-09clk: Parameterize clk_leaf_mux_set_rate_parentStephen Boyd
2023-10-09clk: Drive clk_leaf_mux_set_rate_parent test from clk_opsStephen Boyd
2023-10-08clk: scmi: Add support for clock {set,get}_parentPeng Fan
2023-10-08clk: scmi: Free scmi_clk allocated when the clocks with invalid info are skippedSudeep Holla
2023-10-05clk: renesas: rzg2l: Remove CPG_SDHI_DSEL from generic headerClaudiu Beznea
2023-10-05clk: renesas: rzg2l: Add struct clk_hw_dataClaudiu Beznea
2023-10-05clk: renesas: rzg2l: Add support for RZ/G3S PLLClaudiu Beznea
2023-10-05clk: renesas: rzg2l: Remove critical areaClaudiu Beznea
2023-10-05clk: renesas: rzg2l: Fix computation formulaClaudiu Beznea
2023-10-05clk: renesas: rzg2l: Trust value returned by hardwareClaudiu Beznea
2023-10-05clk: renesas: rzg2l: Lock around writes to mux registerClaudiu Beznea
2023-10-05clk: renesas: rzg2l: Wait for status bit of SD mux before continuingClaudiu Beznea
2023-10-05clk: renesas: rcar-gen3: Extend SDnH divider tableDirk Behme
2023-10-04clk: imx: imx8qm/qxp: add more resources to whitelistPeng Fan
2023-10-04clk: imx: scu: ignore clks not owned by Cortex-A partitionPeng Fan
2023-10-04clk: imx8: remove MLB supportPeng Fan
2023-10-04clk: imx: imx8qm-rsrc: drop VPU_UART/VPUCOREPeng Fan
2023-10-04clk: imx: imx8qxp: correct the enet clocks for i.MX8DXLShenwei Wang
2023-10-04clk: imx: imx8qxp: Fix elcdif_pll clockRobert Chiras
2023-10-04clk: imx: imx8dxl-rsrc: keep sorted in the ascending orderViorel Suman
2023-10-04clk: imx: imx6sx: Allow a different LCDIF1 clock parentFabio Estevam
2023-10-04clk: imx: imx8mq: correct error handling pathPeng Fan
2023-10-04clk: imx: imx8: Simplify clk_imx_acm_detach_pm_domains()Christophe JAILLET
2023-10-04clk: imx: imx8: Add a message in case of devm_clk_hw_register_mux_parent_data...Christophe JAILLET
2023-10-04clk: imx: imx8: Fix an error handling path in imx8_acm_clk_probe()Christophe JAILLET
2023-10-04clk: imx: imx8: Fix an error handling path if devm_clk_hw_register_mux_parent...Christophe JAILLET
2023-10-04clk: imx: imx8: Fix an error handling path in clk_imx_acm_attach_pm_domains()Christophe JAILLET
2023-10-04clk: imx: Select MXC_CLK for CLK_IMX8QXPAbel Vesa
2023-09-27clk: meson: S4: add support for Amlogic S4 SoC peripheral clock controllerYu Tu
2023-09-27clk: meson: S4: add support for Amlogic S4 SoC PLL clock driverYu Tu
2023-09-26clk: renesas: r8a7795: Constify r8a7795_*_clksMarek Vasut
2023-09-20clk: qcom: gcc-sm8150: Fix gcc_sdcc2_apps_clk_srcDanila Tikhonov
2023-09-20Merge branch '20230909123431.1725728-1-quic_ajipan@quicinc.com' into clk-for-6.7Bjorn Andersson
2023-09-20clk: qcom: Add GCC driver support for SM4450Ajit Pandey
2023-09-20clk: qcom: rpmh: Add RPMH clocks support for SM4450Ajit Pandey