| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2023-04-18 | LoongArch: Fix probing of the CRC32 feature | Huacai Chen | |
| Not all LoongArch processors support CRC32 instructions. This feature is indicated by CPUCFG1.CRC32 (Bit25) but it is wrongly defined in the previous versions of the ISA manual (and so does in loongarch.h). The CRC32 feature is set unconditionally now, so fix it. BTW, expose the CRC32 feature in /proc/cpuinfo. Cc: stable@vger.kernel.org Signed-off-by: Huacai Chen <chenhuacai@loongson.cn> | |||
| 2022-10-12 | LoongArch: Refactor cache probe and flush methods | Huacai Chen | |
| Current cache probe and flush methods have some drawbacks: 1, Assume there are 3 cache levels and only 3 levels; 2, Assume L1 = I + D, L2 = V, L3 = S, V is exclusive, S is inclusive. However, the fact is I + D, I + D + V, I + D + S and I + D + V + S are all valid. So, refactor the cache probe and flush methods to adapt more types of cache hierarchy. Signed-off-by: Huacai Chen <chenhuacai@loongson.cn> | |||
| 2022-06-03 | LoongArch: Add CPU definition headers | Huacai Chen | |
| Add common headers (CPU definition and address space layout) for basic LoongArch support. Reviewed-by: WANG Xuerui <git@xen0n.name> Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com> Signed-off-by: Huacai Chen <chenhuacai@loongson.cn> | |||
 |
index : linux.git | |
| Linus' kernel tree | Russell King |
| summaryrefslogtreecommitdiff |