summaryrefslogtreecommitdiff
path: root/Documentation/arm64/silicon-errata.txt
diff options
context:
space:
mode:
authorAndrew Pinski <apinski@cavium.com>2016-02-24 17:44:57 -0800
committerCatalin Marinas <catalin.marinas@arm.com>2016-02-26 15:14:27 +0000
commit104a0c02e8b1936c049e18a6d4e4ab040fb61213 (patch)
tree405d1e134395cca369a63f3580f7f98a326c406e /Documentation/arm64/silicon-errata.txt
parent2f39b5f91eb4bccd786d194e70db1dccad784755 (diff)
arm64: Add workaround for Cavium erratum 27456
On ThunderX T88 pass 1.x through 2.1 parts, broadcast TLBI instructions may cause the icache to become corrupted if it contains data for a non-current ASID. This patch implements the workaround (which invalidates the local icache when switching the mm) by using code patching. Signed-off-by: Andrew Pinski <apinski@cavium.com> Signed-off-by: David Daney <david.daney@cavium.com> Reviewed-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'Documentation/arm64/silicon-errata.txt')
-rw-r--r--Documentation/arm64/silicon-errata.txt1
1 files changed, 1 insertions, 0 deletions
diff --git a/Documentation/arm64/silicon-errata.txt b/Documentation/arm64/silicon-errata.txt
index 58b71ddf9b60..ba4b6acfc545 100644
--- a/Documentation/arm64/silicon-errata.txt
+++ b/Documentation/arm64/silicon-errata.txt
@@ -56,3 +56,4 @@ stable kernels.
| | | | |
| Cavium | ThunderX ITS | #22375, #24313 | CAVIUM_ERRATUM_22375 |
| Cavium | ThunderX GICv3 | #23154 | CAVIUM_ERRATUM_23154 |
+| Cavium | ThunderX Core | #27456 | CAVIUM_ERRATUM_27456 |