summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi
diff options
context:
space:
mode:
authorSuman Anna <s-anna@ti.com>2020-04-24 18:12:34 +0300
committerTony Lindgren <tony@atomide.com>2020-05-05 11:13:23 -0700
commit5e89b39049a6f14f49edbf95ff86290c3109a27a (patch)
tree540b7a59db301887002c68fcdaf6787a56e9400b /arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi
parenta11a2f73b32d01ac204f861709dc32f6d29ec806 (diff)
ARM: dts: dra7-ipu-dsp-common: Add mailboxes to IPU and DSP nodes
Add the required 'mboxes' property to all the IPU and DSP remote processors (IPU1, IPU2, DSP1 and DSP2) in the two available common dtsi files - dra7-ipu-dsp-common and dra74-ipu-dsp-common dtsi files. The latter file is for platforms having DRA74x/DRA76x/AM572x/AM574x SoCs which do have a DSP2 processor in addition to the other common remote processors. The common data is added to the former file, and the DSP2 only data is added to the latter file. The mailboxes are required for running the Remote Processor Messaging (RPMsg) stack between the host processor and each of the remote processors. Each of the remote processors uses a single sub-mailbox node, the IPUs are assumed to be running in SMP-mode. The chosen sub-mailboxes match the values used in the current firmware images. This can be changed, if needed, as per the system integration needs after making appropriate changes on the firmware side as well. Signed-off-by: Suman Anna <s-anna@ti.com> Signed-off-by: Tero Kristo <t-kristo@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
Diffstat (limited to 'arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi')
-rw-r--r--arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi12
1 files changed, 12 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi b/arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi
index 478a07e29538..8a53da1c5f2e 100644
--- a/arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi
+++ b/arch/arm/boot/dts/dra7-ipu-dsp-common.dtsi
@@ -19,3 +19,15 @@
status = "okay";
};
};
+
+&ipu2 {
+ mboxes = <&mailbox6 &mbox_ipu2_ipc3x>;
+};
+
+&ipu1 {
+ mboxes = <&mailbox5 &mbox_ipu1_ipc3x>;
+};
+
+&dsp1 {
+ mboxes = <&mailbox5 &mbox_dsp1_ipc3x>;
+};