summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi
diff options
context:
space:
mode:
authorAlexander Shiyan <shc_work@mail.ru>2014-04-26 08:52:08 +0400
committerShawn Guo <shawn.guo@freescale.com>2014-05-16 23:02:04 +0800
commit4ee927ed6b183d62965b590e2fd0de125f8d6656 (patch)
tree724c15a4f93aa408b37e27e757d68051a73458e6 /arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi
parent198e31d08bd3caeb58c54232f1a06a9097715158 (diff)
ARM: dts: imx27-phytec-phycore-som: Disable PM pins for USB OTG
USB PWR and OC pins are used as GPIOs for different purposes, so add "disable-over-current" property for OTG node to indicate this. Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
Diffstat (limited to 'arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi')
-rw-r--r--arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi b/arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi
index 93482e9d2c93..b81796c453b8 100644
--- a/arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi
+++ b/arch/arm/boot/dts/imx27-phytec-phycore-som.dtsi
@@ -323,6 +323,7 @@
phy_type = "ulpi";
fsl,usbphy = <&usbphy0>;
vbus-supply = <&sw3_reg>;
+ disable-over-current;
status = "okay";
};