summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx7ulp.dtsi
diff options
context:
space:
mode:
authorAnson Huang <anson.huang@nxp.com>2019-01-11 06:22:55 +0000
committerShawn Guo <shawnguo@kernel.org>2019-02-11 09:22:25 +0800
commitcc077d00fd39cc27f3d7e1927f55c4e3cc64fd69 (patch)
treee3eddf4e509df69f92b23b6d927cda51df3e958e /arch/arm/boot/dts/imx7ulp.dtsi
parent143c3870ffd2d93204f7cb5d2784041bcaa4cbb2 (diff)
ARM: dts: imx7ulp: add sim node
i.MX7ULP SoC revision info is inside the SIM mode's JTAG_ID register, add sim node to support SoC revision check. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx7ulp.dtsi')
-rw-r--r--arch/arm/boot/dts/imx7ulp.dtsi13
1 files changed, 13 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx7ulp.dtsi b/arch/arm/boot/dts/imx7ulp.dtsi
index b86daf73bb89..fca6e50f37c8 100644
--- a/arch/arm/boot/dts/imx7ulp.dtsi
+++ b/arch/arm/boot/dts/imx7ulp.dtsi
@@ -347,4 +347,17 @@
gpio-ranges = <&iomuxc1 0 96 32>;
};
};
+
+ m4aips1: bus@41080000 {
+ compatible = "simple-bus";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ reg = <0x41080000 0x80000>;
+ ranges;
+
+ sim: sim@410a3000 {
+ compatible = "fsl,imx7ulp-sim", "syscon";
+ reg = <0x410a3000 0x1000>;
+ };
+ };
};