summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r8a7793-gose.dts
diff options
context:
space:
mode:
authorSimon Horman <horms+renesas@verge.net.au>2015-12-02 16:59:44 +0900
committerSimon Horman <horms+renesas@verge.net.au>2016-01-29 09:28:43 +0900
commitae79f66db7e75dfe696df7f392f4db4980117306 (patch)
tree9bf7dafd7babd5df91404dc09c0a2de63b47a3f7 /arch/arm/boot/dts/r8a7793-gose.dts
parentd2cde3b6103678a4f3d2079af744937dfc9c4104 (diff)
ARM: dts: gose: enable sound DMA support via DVC in device tree
Enable DMA transfer using DVC in r8a7793/gose device tree. DMA DMApp [MEM] -> [SRC] -> [DVC] -> [SSIU] -> [SSI] DMA DMApp [MEM] <- [DVC] <- [SRC] <- [SSIU] <- [SSI] Based on similar work for the r8a7791/koelsch by Kuninori Morimoto. Cc: Kuninori Morimoto <kuninori.morimoto.gx@renesas.com> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7793-gose.dts')
-rw-r--r--arch/arm/boot/dts/r8a7793-gose.dts21
1 files changed, 19 insertions, 2 deletions
diff --git a/arch/arm/boot/dts/r8a7793-gose.dts b/arch/arm/boot/dts/r8a7793-gose.dts
index 17c87fe0944f..2fa052036dbc 100644
--- a/arch/arm/boot/dts/r8a7793-gose.dts
+++ b/arch/arm/boot/dts/r8a7793-gose.dts
@@ -18,7 +18,24 @@
* This command is required when Playback/Capture
*
* amixer set "LINEOUT Mixer DACL" on
+ * amixer set "DVC Out" 100%
+ * amixer set "DVC In" 100%
+ *
+ * You can use Mute
+ *
+ * amixer set "DVC Out Mute" on
+ * amixer set "DVC In Mute" on
+ *
+ * You can use Volume Ramp
+ *
+ * amixer set "DVC Out Ramp Up Rate" "0.125 dB/64 steps"
+ * amixer set "DVC Out Ramp Down Rate" "0.125 dB/512 steps"
+ * amixer set "DVC Out Ramp" on
+ * aplay xxx.wav &
+ * amixer set "DVC Out" 80% // Volume Down
+ * amixer set "DVC Out" 100% // Volume Up
*/
+
/dts-v1/;
#include "r8a7793.dtsi"
#include <dt-bindings/gpio/gpio.h>
@@ -401,8 +418,8 @@
rcar_sound,dai {
dai0 {
- playback = <&ssi0 &src2>;
- capture = <&ssi1 &src3>;
+ playback = <&ssi0 &src2 &dvc0>;
+ capture = <&ssi1 &src3 &dvc1>;
};
};
};