summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/stm32mp131.dtsi
diff options
context:
space:
mode:
authorFabrice Gasnier <fabrice.gasnier@foss.st.com>2022-02-09 11:48:49 +0100
committerAlexandre Torgue <alexandre.torgue@foss.st.com>2022-02-25 10:53:15 +0100
commitb814f7544a8f669c8c64abccb3e384dbd868a0aa (patch)
tree64712693f76d3dcbeed1d4feeeeb76ff25433ea1 /arch/arm/boot/dts/stm32mp131.dtsi
parente6bc0d6ac6d69d3d9a7d43bce37ed4104542ba3c (diff)
ARM: dts: stm32: remove timer5 duplicate unit-address on stm32f7 series
Remove the following warnings seen when building with W=1. Warning (unique_unit_address): /soc/timer@40000c00: duplicate unit-address (also used in node /soc/timers@40000c00) This approach is based on some discussions[1], to restructure the dtsi and dts files. Timer5 is enabled by default on stm32f7 series, to act as clockevent. In order to get rid of the W=1 warning, and be compliant with dt-schemas (e.g. dtbs_check): - In stm32f746.dtsi: . Keep the more complete timers5 description . Remove the most simple timer5 node that is duplicate - In each board: . adopt "st,stm32-timer" compatible for timers5, also add the interrupt . use /delete-property/ and /delete-node/ so the it matches the clockevent bindings Note: all this is done in one shot (e.g. not split) to keep clockevent functionality. [1] https://lore.kernel.org/linux-arm-kernel/Yaf4jiZIp8+ndaXs@robh.at.kernel.org/ Signed-off-by: Fabrice Gasnier <fabrice.gasnier@foss.st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@foss.st.com>
Diffstat (limited to 'arch/arm/boot/dts/stm32mp131.dtsi')
0 files changed, 0 insertions, 0 deletions