summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/stm32mp157c.dtsi
diff options
context:
space:
mode:
authorAmelie Delaunay <amelie.delaunay@st.com>2018-04-24 11:41:00 +0200
committerAlexandre Torgue <alexandre.torgue@st.com>2018-05-04 09:45:45 +0200
commit3c00436fdb20304d4af0e004055a4ea8ea1cb634 (patch)
tree82b0a2e175a4508306ac18f89a04d327975566b0 /arch/arm/boot/dts/stm32mp157c.dtsi
parent9d603e44c1935568d92f0e1e96b4b1e0376c24e1 (diff)
ARM: dts: stm32: add USBPHYC support to stm32mp157c
Add support for USBPHYC (USB PHY Controller) to STM32MP157C SoC. It manages two usb2 ports. Signed-off-by: Amelie Delaunay <amelie.delaunay@st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
Diffstat (limited to 'arch/arm/boot/dts/stm32mp157c.dtsi')
-rw-r--r--arch/arm/boot/dts/stm32mp157c.dtsi20
1 files changed, 20 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/stm32mp157c.dtsi b/arch/arm/boot/dts/stm32mp157c.dtsi
index 8b3c27c112cc..319788cd78a0 100644
--- a/arch/arm/boot/dts/stm32mp157c.dtsi
+++ b/arch/arm/boot/dts/stm32mp157c.dtsi
@@ -739,6 +739,26 @@
status = "disabled";
};
+ usbphyc: usbphyc@5a006000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "st,stm32mp1-usbphyc";
+ reg = <0x5a006000 0x1000>;
+ clocks = <&rcc USBPHY_K>;
+ resets = <&rcc USBPHY_R>;
+ status = "disabled";
+
+ usbphyc_port0: usb-phy@0 {
+ #phy-cells = <0>;
+ reg = <0>;
+ };
+
+ usbphyc_port1: usb-phy@1 {
+ #phy-cells = <1>;
+ reg = <1>;
+ };
+ };
+
usart1: serial@5c000000 {
compatible = "st,stm32h7-uart";
reg = <0x5c000000 0x400>;