summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts
diff options
context:
space:
mode:
authorPablo Greco <pgreco@centosproject.org>2019-05-02 10:33:46 -0300
committerMaxime Ripard <maxime.ripard@bootlin.com>2019-05-20 09:27:31 +0200
commit27e81e1970a86d1574f3ccf11bf6f7599d822db3 (patch)
treed57d5f23f703c7ed26d5e6088f4df1cd215079b4 /arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts
parent30cf87fd3376365675004dcc50a0cc0d87ba5315 (diff)
ARM: dts: sun8i: v40: bananapi-m2-berry: Enable GMAC ethernet controller
Just like the Bananapi M2 Ultra, the Bananapi M2 Berry has a Realtek RTL8211E RGMII PHY tied to the GMAC. The PMIC's DC1SW output provides power for the PHY, while the ALDO2 output provides I/O voltages on both sides. Signed-off-by: Pablo Greco <pgreco@centosproject.org> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Diffstat (limited to 'arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts')
-rw-r--r--arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts23
1 files changed, 23 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts b/arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts
index 27297f49b16d..0dfde5808bf8 100644
--- a/arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts
+++ b/arch/arm/boot/dts/sun8i-v40-bananapi-m2-berry.dts
@@ -50,6 +50,7 @@
compatible = "sinovoip,bpi-m2-berry", "allwinner,sun8i-r40";
aliases {
+ ethernet0 = &gmac;
serial0 = &uart0;
};
@@ -92,6 +93,22 @@
status = "okay";
};
+&gmac {
+ pinctrl-names = "default";
+ pinctrl-0 = <&gmac_rgmii_pins>;
+ phy-handle = <&phy1>;
+ phy-mode = "rgmii";
+ phy-supply = <&reg_dc1sw>;
+ status = "okay";
+};
+
+&gmac_mdio {
+ phy1: ethernet-phy@1 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ reg = <1>;
+ };
+};
+
&i2c0 {
status = "okay";
@@ -145,6 +162,12 @@
regulator-name = "avcc";
};
+&reg_dc1sw {
+ regulator-min-microvolt = <3000000>;
+ regulator-max-microvolt = <3000000>;
+ regulator-name = "vcc-gmac-phy";
+};
+
&reg_dcdc1 {
regulator-always-on;
regulator-min-microvolt = <3000000>;