summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/uniphier-sld8.dtsi
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2017-10-18 13:24:32 +0900
committerMasahiro Yamada <yamada.masahiro@socionext.com>2017-10-24 02:08:52 +0900
commit5d4bc4bd41261e5630cdd76639e9c8329ab4f4e5 (patch)
tree93418d4f7b29c08cc56e4b8b5b63fbca58122b44 /arch/arm/boot/dts/uniphier-sld8.dtsi
parent1658b84de41b8c4bef7b2e85532249294a313cb4 (diff)
ARM: dts: uniphier: add GPIO controller nodes
The GPIO controller also acts as an interrupt controller and the interrupt lines are connected to the AIDET block. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'arch/arm/boot/dts/uniphier-sld8.dtsi')
-rw-r--r--arch/arm/boot/dts/uniphier-sld8.dtsi18
1 files changed, 18 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/uniphier-sld8.dtsi b/arch/arm/boot/dts/uniphier-sld8.dtsi
index 8e5f6f2b6889..1b5e9339cc34 100644
--- a/arch/arm/boot/dts/uniphier-sld8.dtsi
+++ b/arch/arm/boot/dts/uniphier-sld8.dtsi
@@ -103,6 +103,24 @@
clocks = <&peri_clk 3>;
};
+ gpio: gpio@55000000 {
+ compatible = "socionext,uniphier-gpio";
+ reg = <0x55000000 0x200>;
+ interrupt-parent = <&aidet>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ gpio-ranges = <&pinctrl 0 0 0>,
+ <&pinctrl 104 0 0>,
+ <&pinctrl 112 0 0>;
+ gpio-ranges-group-names = "gpio_range0",
+ "gpio_range1",
+ "gpio_range2";
+ ngpios = <136>;
+ socionext,interrupt-ranges = <0 48 13>, <14 62 2>;
+ };
+
i2c0: i2c@58400000 {
compatible = "socionext,uniphier-i2c";
status = "disabled";