summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/arch_gicv3.h
diff options
context:
space:
mode:
authorShanker Donthineni <shankerd@codeaurora.org>2016-02-16 18:00:36 -0600
committerMarc Zyngier <marc.zyngier@arm.com>2016-02-17 17:39:05 +0000
commit2eca0d6ceea1f108b2d3ac81fb34698c4fd41006 (patch)
tree8f10172a84f9541be22bf9710f84785a2cfb3cd5 /arch/arm/include/asm/arch_gicv3.h
parent004fa08d7aba2a13974446bf212a48c0b3b0d9fd (diff)
irqchip/gicv3-its: Avoid cache flush beyond ITS_BASERn memory size
Function its_alloc_tables() maintains two local variables, "order" and and "alloc_size", to hold memory size that has been allocated to ITS_BASEn. We don't always refresh the variable alloc_size whenever value of the variable order changes, causing the following two problems. - Cache flush operation with size more than required. - Information reported by pr_info is not correct. Use a helper macro that converts page order to size in bytes instead of variable "alloc_size" to fix both the problems. Signed-off-by: Shanker Donthineni <shankerd@codeaurora.org> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Diffstat (limited to 'arch/arm/include/asm/arch_gicv3.h')
0 files changed, 0 insertions, 0 deletions