summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/sleep-tegra30.S
diff options
context:
space:
mode:
authorJoseph Lo <josephl@nvidia.com>2013-07-03 17:50:39 +0800
committerStephen Warren <swarren@nvidia.com>2013-07-19 10:08:05 -0600
commit2f5aaa3d2703256d37ae75818c495783d4ad0543 (patch)
tree8a2a04aae10c5fc208e430e7fa4a457190fcfc03 /arch/arm/mach-tegra/sleep-tegra30.S
parentac2527bfc21739b77d687df1bfc4e973103fef7b (diff)
ARM: tegra: set up the correct L2 data RAM latency for Cortex-A15
When there is a cluster power down cycle in suspend, we need to set up the correct L2 RAM data RAM latency to make L2 cache work correctly. This is only needed for cluster 0 and needs to be done in tegra_resume before the cache is enabled. Signed-off-by: Joseph Lo <josephl@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
Diffstat (limited to 'arch/arm/mach-tegra/sleep-tegra30.S')
0 files changed, 0 insertions, 0 deletions