summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/imx8mn.dtsi
diff options
context:
space:
mode:
authorAdam Ford <aford173@gmail.com>2020-03-27 21:33:53 -0500
committerShawn Guo <shawnguo@kernel.org>2020-04-23 22:50:41 +0800
commit15ddc3e17aec0de4c69d595b873e184432b9791d (patch)
tree44b34ef584bd49caa621c76710cc3638bc029730 /arch/arm64/boot/dts/freescale/imx8mn.dtsi
parent0caf34350a25907515d929a9c77b9b206aac6d1e (diff)
arm64: dts: imx8mn: Change SDMA1 ahb clock for imx8mn
Using SDMA1 with UART1 is causing a "Timeout waiting for CH0" error. This patch changes to ahb clock from SDMA1_ROOT to AHB which fixes the timeout error. Fixes: 6c3debcbae47 ("arm64: dts: freescale: Add i.MX8MN dtsi support") Signed-off-by: Adam Ford <aford173@gmail.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/imx8mn.dtsi')
-rw-r--r--arch/arm64/boot/dts/freescale/imx8mn.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/freescale/imx8mn.dtsi b/arch/arm64/boot/dts/freescale/imx8mn.dtsi
index fa78f0163270..8135dd0fcee6 100644
--- a/arch/arm64/boot/dts/freescale/imx8mn.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mn.dtsi
@@ -718,7 +718,7 @@
reg = <0x30bd0000 0x10000>;
interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk IMX8MN_CLK_SDMA1_ROOT>,
- <&clk IMX8MN_CLK_SDMA1_ROOT>;
+ <&clk IMX8MN_CLK_AHB>;
clock-names = "ipg", "ahb";
#dma-cells = <3>;
fsl,sdma-ram-script-name = "imx/sdma/sdma-imx7d.bin";