summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi
diff options
context:
space:
mode:
authorMadalin Bucur <madalin.bucur@nxp.com>2017-05-16 15:07:21 +0300
committerShawn Guo <shawnguo@kernel.org>2017-05-21 10:13:37 +0800
commit1ffbecdd8321a8eb38503b63a9018995b872ed95 (patch)
treedf73ff6e19b8459adecbc659086a8b1f9eaaaee7 /arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi
parentc13a2da8701f4adb0eaf9c8ab94c2116a39bb3b2 (diff)
arm64: dts: add DPAA FMan nodes
Add the DPAA 1.x FMan nodes for the ARM based platforms. Using separate files for each port as not all ports are used on all devices. Different numbering of ports is also possible on different devices. Signed-off-by: Madalin Bucur <madalin.bucur@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi')
-rw-r--r--arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi41
1 files changed, 41 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi b/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi
new file mode 100644
index 000000000000..89633afca26a
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi
@@ -0,0 +1,41 @@
+/*
+ * QorIQ FMan v3 1g port #2 device tree
+ *
+ * Copyright 2012-2015 Freescale Semiconductor Inc.
+ *
+ * SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+ */
+
+fman@1a00000 {
+ fman0_rx_0x0a: port@8a000 {
+ cell-index = <0xa>;
+ compatible = "fsl,fman-v3-port-rx";
+ reg = <0x8a000 0x1000>;
+ };
+
+ fman0_tx_0x2a: port@aa000 {
+ cell-index = <0x2a>;
+ compatible = "fsl,fman-v3-port-tx";
+ reg = <0xaa000 0x1000>;
+ };
+
+ ethernet@e4000 {
+ cell-index = <2>;
+ compatible = "fsl,fman-memac";
+ reg = <0xe4000 0x1000>;
+ fsl,fman-ports = <&fman0_rx_0x0a &fman0_tx_0x2a>;
+ ptp-timer = <&ptp_timer0>;
+ pcsphy-handle = <&pcsphy2>;
+ };
+
+ mdio@e5000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+ reg = <0xe5000 0x1000>;
+
+ pcsphy2: ethernet-phy@0 {
+ reg = <0x0>;
+ };
+ };
+};