summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/qcom/pm8550.dtsi
diff options
context:
space:
mode:
authorNeil Armstrong <neil.armstrong@linaro.org>2023-01-06 22:10:41 +0200
committerBjorn Andersson <andersson@kernel.org>2023-01-10 12:27:28 -0600
commit2e9686d1948af21450b3e0da80fb3ad59937aaca (patch)
tree8331ae16934a017e23bbd9ef700d4278ce20f9b3 /arch/arm64/boot/dts/qcom/pm8550.dtsi
parent89565d8f546832b0c097660cb740d51752391f3b (diff)
arm64: dts: qcom: Add PM8550 pmic dtsi
Add nodes for PM8550 in separate dtsi file. Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org> Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20230106201047.337409-5-abel.vesa@linaro.org
Diffstat (limited to 'arch/arm64/boot/dts/qcom/pm8550.dtsi')
-rw-r--r--arch/arm64/boot/dts/qcom/pm8550.dtsi59
1 files changed, 59 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/qcom/pm8550.dtsi b/arch/arm64/boot/dts/qcom/pm8550.dtsi
new file mode 100644
index 000000000000..46396ec1a330
--- /dev/null
+++ b/arch/arm64/boot/dts/qcom/pm8550.dtsi
@@ -0,0 +1,59 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Copyright (c) 2022, Linaro Limited
+ */
+
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/spmi/spmi.h>
+
+/ {
+ thermal-zones {
+ pm8550-thermal {
+ polling-delay-passive = <100>;
+ polling-delay = <0>;
+
+ thermal-sensors = <&pm8550_temp_alarm>;
+
+ trips {
+ trip0 {
+ temperature = <95000>;
+ hysteresis = <0>;
+ type = "passive";
+ };
+
+ trip1 {
+ temperature = <115000>;
+ hysteresis = <0>;
+ type = "hot";
+ };
+ };
+ };
+ };
+};
+
+
+&spmi_bus {
+ pm8550: pmic@1 {
+ compatible = "qcom,pm8550", "qcom,spmi-pmic";
+ reg = <0x1 SPMI_USID>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ pm8550_temp_alarm: temp-alarm@a00 {
+ compatible = "qcom,spmi-temp-alarm";
+ reg = <0xa00>;
+ interrupts = <0x1 0xa 0x0 IRQ_TYPE_EDGE_BOTH>;
+ #thermal-sensor-cells = <0>;
+ };
+
+ pm8550_gpios: gpio@8800 {
+ compatible = "qcom,pm8550-gpio", "qcom,spmi-gpio";
+ reg = <0x8800>;
+ gpio-controller;
+ gpio-ranges = <&pm8550_gpios 0 0 12>;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
+ };
+};