summaryrefslogtreecommitdiff
path: root/arch/arm64/boot
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2017-10-30 14:37:50 +0100
committerArnd Bergmann <arnd@arndb.de>2017-10-30 14:37:50 +0100
commit25b838489824d226b3b1ae45d6a640c00b18f751 (patch)
treec371b1c34634f138ebc4f620a668559f48c07f19 /arch/arm64/boot
parenta5494aed0d94a2e6b12be963d28b57cfffe0f9e9 (diff)
parentf5a3d7837aa5fe619042694a3b0911243b8acc7f (diff)
Merge tag 'v4.14-next-dts64' of https://github.com/mbgg/linux-mediatek into next/dt
Pull "Mediatek: 64-bit DT update for v4.15" from Matthias Brugger: - mt2712: add cpuidle support * tag 'v4.14-next-dts64' of https://github.com/mbgg/linux-mediatek: arm64: dts: mediatek: Add cpuidle support for MT2712
Diffstat (limited to 'arch/arm64/boot')
-rw-r--r--arch/arm64/boot/dts/mediatek/mt2712e.dtsi25
1 files changed, 25 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
index 57d0396b7faa..5d4e406bb35d 100644
--- a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
@@ -39,6 +39,7 @@
device_type = "cpu";
compatible = "arm,cortex-a35";
reg = <0x000>;
+ cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
};
cpu1: cpu@1 {
@@ -46,6 +47,7 @@
compatible = "arm,cortex-a35";
reg = <0x001>;
enable-method = "psci";
+ cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
};
cpu2: cpu@200 {
@@ -53,6 +55,29 @@
compatible = "arm,cortex-a72";
reg = <0x200>;
enable-method = "psci";
+ cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+ };
+
+ idle-states {
+ entry-method = "arm,psci";
+
+ CPU_SLEEP_0: cpu-sleep-0 {
+ compatible = "arm,idle-state";
+ local-timer-stop;
+ entry-latency-us = <100>;
+ exit-latency-us = <80>;
+ min-residency-us = <2000>;
+ arm,psci-suspend-param = <0x0010000>;
+ };
+
+ CLUSTER_SLEEP_0: cluster-sleep-0 {
+ compatible = "arm,idle-state";
+ local-timer-stop;
+ entry-latency-us = <350>;
+ exit-latency-us = <80>;
+ min-residency-us = <3000>;
+ arm,psci-suspend-param = <0x1010000>;
+ };
};
};