summaryrefslogtreecommitdiff
path: root/arch/arm
diff options
context:
space:
mode:
authorRussell King <rmk+kernel@armlinux.org.uk>2016-08-24 13:28:09 +0100
committerRussell King (Oracle) <rmk+kernel@armlinux.org.uk>2022-05-23 15:58:25 +0100
commit36775de0561f6bf701a746062da2c5516e15b4dd (patch)
treefe5f77340e759e285743ec7d0953d5d5ac4776f3 /arch/arm
parent8436b5f91f9ef42f292dd72d411a848c9d69d13b (diff)
assabet fix/hack
Diffstat (limited to 'arch/arm')
-rw-r--r--arch/arm/mach-sa1100/assabet.c7
1 files changed, 5 insertions, 2 deletions
diff --git a/arch/arm/mach-sa1100/assabet.c b/arch/arm/mach-sa1100/assabet.c
index 520b7e461903..a925e5483ab2 100644
--- a/arch/arm/mach-sa1100/assabet.c
+++ b/arch/arm/mach-sa1100/assabet.c
@@ -738,9 +738,12 @@ static void __init assabet_map_io(void)
* Its called GPCLKR0 in my SA1110 manual.
*/
Ser1SDCR0 |= SDCR0_SUS;
- MSC1 = (MSC1 & ~0xffff) |
+ pr_info("MSC1 = 0x%08lx -> 0x%08lx\n", MSC1,
+// MSC1 = (MSC1 & ~0xffff) |
+ (MSC1 & ~0xffff) |
MSC_NonBrst | MSC_32BitStMem |
- MSC_RdAcc(2) | MSC_WrAcc(2) | MSC_Rec(0);
+ MSC_RdAcc(2) | MSC_WrAcc(2) | MSC_Rec(0)
+ );
if (!machine_has_neponset())
sa1100_register_uart_fns(&assabet_port_fns);