diff options
| author | Kefeng Wang <wangkefeng.wang@huawei.com> | 2016-01-29 16:39:01 +0800 |
|---|---|---|
| committer | Wei Xu <xuwei5@hisilicon.com> | 2016-02-25 21:15:58 +0800 |
| commit | dbb58d0f79207d35f298b619a87fb81dbcae788d (patch) | |
| tree | 62aca64fcc2c0af61181f1a4f633b8ea4b5fa2e2 /arch/frv/include/uapi/asm | |
| parent | 92e963f50fc74041b5e9e744c330dca48e04f08d (diff) | |
arm64: dts: hip05: Add L2 cache topology
The Hip05 SoC has four L2 cache for all 16 CPUs, every four cpus
share one L2 cache, add them to the dtsi file so that the cache
hierarchy can be probed.
Signed-off-by: Kefeng Wang <wangkefeng.wang@huawei.com>
Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
Diffstat (limited to 'arch/frv/include/uapi/asm')
0 files changed, 0 insertions, 0 deletions