summaryrefslogtreecommitdiff
path: root/arch/powerpc/boot/dts/fsl/p5020si-post.dtsi
diff options
context:
space:
mode:
authorDiana Craciun <Diana.Craciun@freescale.com>2014-05-07 09:29:17 +0300
committerScott Wood <scottwood@freescale.com>2014-05-22 18:08:28 -0500
commit846c944357e910dafbfae26efa49513c9ba56423 (patch)
treeddd57102c02997a1616fc210f292f18647b0bc2b /arch/powerpc/boot/dts/fsl/p5020si-post.dtsi
parentf2e7bfbb0440e7010f421ceddb9eb400cd1eee63 (diff)
powerpc/fsl: Updated corenet-cf compatible string for corenet1-cf chips
Updated the device trees according to the corenet-cf binding definition. Signed-off-by: Diana Craciun <Diana.Craciun@freescale.com> Signed-off-by: Scott Wood <scottwood@freescale.com>
Diffstat (limited to 'arch/powerpc/boot/dts/fsl/p5020si-post.dtsi')
-rw-r--r--arch/powerpc/boot/dts/fsl/p5020si-post.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/powerpc/boot/dts/fsl/p5020si-post.dtsi b/arch/powerpc/boot/dts/fsl/p5020si-post.dtsi
index 2985de4ad6be..f7ca9f4d5c04 100644
--- a/arch/powerpc/boot/dts/fsl/p5020si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/p5020si-post.dtsi
@@ -278,7 +278,7 @@
};
corenet-cf@18000 {
- compatible = "fsl,corenet-cf";
+ compatible = "fsl,corenet1-cf", "fsl,corenet-cf";
reg = <0x18000 0x1000>;
interrupts = <16 2 1 31>;
fsl,ccf-num-csdids = <32>;