summaryrefslogtreecommitdiff
path: root/drivers/clk/renesas/rcar-cpg-lib.c
diff options
context:
space:
mode:
authorWolfram Sang <wsa+renesas@sang-engineering.com>2021-11-10 20:15:50 +0100
committerGeert Uytterhoeven <geert+renesas@glider.be>2021-11-19 11:27:58 +0100
commita31cf51bf6b4bf78ccb1c9fb40ea6231cf3df433 (patch)
treeda1a89c9140b848144267d16ff88524f6d7db4f3 /drivers/clk/renesas/rcar-cpg-lib.c
parent161450134ae9bab3778c5f5732941162626d0eaa (diff)
clk: renesas: rcar-gen3: Add dummy SDnH clock
Currently, SDnH is handled together with SDn. This caused lots of problems, so we want SDnH as a separate clock. Introduce a dummy SDnH type here which creates a fixed-factor clock with factor 1. That allows us to convert the per-SoC CPG drivers while keeping the old behaviour for now. A later patch then will add the proper functionality. Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Link: https://lore.kernel.org/r/20211110191610.5664-2-wsa+renesas@sang-engineering.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'drivers/clk/renesas/rcar-cpg-lib.c')
-rw-r--r--drivers/clk/renesas/rcar-cpg-lib.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/drivers/clk/renesas/rcar-cpg-lib.c b/drivers/clk/renesas/rcar-cpg-lib.c
index e93f0011eb07..de8d21e4c6c5 100644
--- a/drivers/clk/renesas/rcar-cpg-lib.c
+++ b/drivers/clk/renesas/rcar-cpg-lib.c
@@ -65,6 +65,15 @@ void cpg_simple_notifier_register(struct raw_notifier_head *notifiers,
/*
* SDn Clock
*/
+
+struct clk * __init cpg_sdh_clk_register(const char *name,
+ void __iomem *sdnckcr, const char *parent_name,
+ struct raw_notifier_head *notifiers)
+{
+ /* placeholder during transition */
+ return clk_register_fixed_factor(NULL, name, parent_name, 0, 1, 1);
+}
+
#define CPG_SD_STP_HCK BIT(9)
#define CPG_SD_STP_CK BIT(8)