diff options
author | Paulo Zanoni <paulo.r.zanoni@intel.com> | 2014-10-27 17:54:33 -0200 |
---|---|---|
committer | Daniel Vetter <daniel.vetter@ffwll.ch> | 2014-11-04 23:22:10 +0100 |
commit | efee833a2d0a69dfa2c4ec28377b00803a0f9a60 (patch) | |
tree | 2f8f9f797936c33f88201da193464ebcc06e764f /drivers/gpu/drm/i915/dvo_ch7017.c | |
parent | 1a5df187172a92ffdf8dc89988154d512d66a896 (diff) |
drm/i915: run hsw_disable_pc8() later on resume
We want to run intel_uncore_early_sanitize() before we touch any
registers, because on BDW, when we resume, the FPGA_DBG_RM_NOCLAIM bit
is set, so we need to clear it - through intel_uncore_early_sanitize()
- before we do anything else. With the current code, we don't clear
the bit before our first register access, so we print a WARN
complaining about an unclaimed register error.
v1: Was called "drm/i915: run intel_uncore_early_sanitize earlier on
resume"
v2: Was called "drm/i915: run intel_uncore_early_sanitize earlier on
resume on non-VLV"
v3: This one, on top of the intel_resume_prepare() rework.
v4: Rebase.
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: Imre Deak <imre.deak@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/dvo_ch7017.c')
0 files changed, 0 insertions, 0 deletions