summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_priolist_types.h
diff options
context:
space:
mode:
authorChris Wilson <chris@chris-wilson.co.uk>2020-03-31 16:23:48 +0100
committerRodrigo Vivi <rodrigo.vivi@intel.com>2020-04-06 10:31:19 -0700
commit0b72a251bf92ca2378530fa1f9b35a71830ab51c (patch)
tree70cb1c085dfa8cad63e57d33591889503be7ac0b /drivers/gpu/drm/i915/i915_priolist_types.h
parent8262b49209c410d9df063e5ddc3168e210b28422 (diff)
drm/i915/gt: Fill all the unused space in the GGTT
When we allocate space in the GGTT we may have to allocate a larger region than will be populated by the object to accommodate fencing. Make sure that this space beyond the end of the buffer points safely into scratch space, in case the HW tries to access it anyway (e.g. fenced access to the last tile row). v2: Preemptively / conservatively guard gen6 ggtt as well. Reported-by: Imre Deak <imre.deak@intel.com> References: https://gitlab.freedesktop.org/drm/intel/-/issues/1554 Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Cc: Matthew Auld <matthew.auld@intel.com> Cc: Imre Deak <imre.deak@intel.com> Cc: stable@vger.kernel.org Reviewed-by: Matthew Auld <matthew.auld@intel.com> Reviewed-by: Imre Deak <imre.deak@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20200331152348.26946-1-chris@chris-wilson.co.uk (cherry picked from commit 4d6c18590870fbac1e65dde5e01e621c8e0ca096) Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_priolist_types.h')
0 files changed, 0 insertions, 0 deletions