summaryrefslogtreecommitdiff
path: root/drivers/net/ethernet/chelsio/cxgb4/t4_hw.c
diff options
context:
space:
mode:
authorCodrin.Ciubotariu@microchip.com <Codrin.Ciubotariu@microchip.com>2020-01-07 11:17:47 +0000
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2020-01-10 17:48:02 +0100
commit477b8383100023ea0769979cff67e9be3a720397 (patch)
tree002dff65ee4294d11765dbe136221181fda2534f /drivers/net/ethernet/chelsio/cxgb4/t4_hw.c
parent8e20fc3917117b42de316e87f073a1ca43d94c9f (diff)
tty/serial: atmel: RS485 & ISO7816: wait for TXRDY before sending data
At this moment, TXEMPTY is checked before sending data on RS485 and ISO7816 modes. However, TXEMPTY is risen when FIFO (if used) or the Transmit Shift Register are empty, even though TXRDY might be up and controller is able to receive data. Since the controller sends data only when TXEMPTY is ready, on RS485, when DMA is not used, the RTS pin is driven low after each byte. With this patch, the characters will be transmitted when TXRDY is up and so, RTS pin will remain high between bytes. The performance improvement on RS485 is about 8% with a baudrate of 300. Signed-off-by: Codrin Ciubotariu <codrin.ciubotariu@microchip.com> Acked-by: Richard Genoud <richard.genoud@gmail.com> Link: https://lore.kernel.org/r/20200107111656.26308-1-codrin.ciubotariu@microchip.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'drivers/net/ethernet/chelsio/cxgb4/t4_hw.c')
0 files changed, 0 insertions, 0 deletions