diff options
| author | Arnd Bergmann <arnd@arndb.de> | 2023-12-22 11:24:43 +0000 |
|---|---|---|
| committer | Arnd Bergmann <arnd@arndb.de> | 2023-12-22 11:25:00 +0000 |
| commit | 41ab5e162569a17070a03d4964750b884cb90595 (patch) | |
| tree | 3b8e248992f702602d38c46c1b7c5482d887ac10 /include/soc | |
| parent | cd845dfd46b015191d7a6c9226cf0911a9b395a4 (diff) | |
| parent | 9a9e8d8d2b6e61a516cbb8a43c5cec51c065ffa4 (diff) | |
Merge tag 'riscv-cache-for-v6.8' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into soc/drivers
RISC-V cache drivers for v6.8
The SiFive composable cache driver moves to the cache driver
subdirectory from the drivers/soc and grows support for non-coherent
cache operations. The immediate user for these is the jh7100 SoC, that
a rake of people have on VisionFive v1 or Beagle-V Starlight boards.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
* tag 'riscv-cache-for-v6.8' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
riscv: errata: Make ERRATA_STARFIVE_JH7100 depend on !DMA_DIRECT_REMAP
riscv: errata: Add StarFive JH7100 errata
soc: sifive: ccache: Add StarFive JH7100 support
dt-bindings: cache: sifive,ccache0: Add StarFive JH7100 compatible
soc: sifive: shunt ccache driver to drivers/cache
Link: https://lore.kernel.org/r/20231221-catatonic-monday-d4c61283b136@spud
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'include/soc')
0 files changed, 0 insertions, 0 deletions