summaryrefslogtreecommitdiff
path: root/samples
diff options
context:
space:
mode:
authorConor Dooley <conor.dooley@microchip.com>2023-10-09 10:37:45 +0100
committerConor Dooley <conor.dooley@microchip.com>2023-10-15 13:16:05 +0100
commit561add0da6d3d07c9bccb0832fb6ed5619167d26 (patch)
tree2bd4c9ee7a024fb1e0a32db84a1c8dbb04fe8433 /samples
parent1ce3a95701a54657bc88040aaccfabfb883c8221 (diff)
riscv: dts: microchip: convert isa detection to new properties
Convert the PolarFire SoC devicetrees to use the new properties "riscv,isa-base" & "riscv,isa-extensions". For compatibility with other projects, "riscv,isa" remains. Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Diffstat (limited to 'samples')
0 files changed, 0 insertions, 0 deletions