summaryrefslogtreecommitdiff
path: root/Documentation/arch/xtensa/atomctl.rst
diff options
context:
space:
mode:
Diffstat (limited to 'Documentation/arch/xtensa/atomctl.rst')
-rw-r--r--Documentation/arch/xtensa/atomctl.rst2
1 files changed, 1 insertions, 1 deletions
diff --git a/Documentation/arch/xtensa/atomctl.rst b/Documentation/arch/xtensa/atomctl.rst
index 1ecbd0ba9a2e..75d174169430 100644
--- a/Documentation/arch/xtensa/atomctl.rst
+++ b/Documentation/arch/xtensa/atomctl.rst
@@ -23,7 +23,7 @@ doing a Cached (WB) transaction and use the Memory RCW for un-cached
operations.
For systems without an coherent cache controller, non-MX, we always
-use the memory controllers RCW, thought non-MX controlers likely
+use the memory controllers RCW, though non-MX controllers likely
support the Internal Operation.
CUSTOMER-WARNING: