summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2023-01-24drm/amd/display: move eDP panel control logic to link_edp_panel_controlWenjing Liu
2023-01-24drm/amd/display: create accessories, hwss and protocols sub folders in linkWenjing Liu
2023-01-24drm/amd/display: Disable SubVP for PSR panelsAlvin Lee
2023-01-24drm/amd/display: 3.2.219Aric Cyr
2023-01-24drm/amd/display: [FW Promotion] Release 0.0.150.0Anthony Koo
2023-01-24drm/amdgpu: limit AV1 to the first instance on VCN4 encodeDavid (Ming Qiang) Wu
2023-01-24drm/amd/display: Correcting prefetch mode for fast validateSaaem Rizvi
2023-01-24drm/amd/display: Set hvm_enabled flag for S/G modeRoman Li
2023-01-24drm/amdgpu/display/mst: adjust the logic in 2nd phase of updating payloadWayne Lin
2023-01-24drm/amdgpu/display/mst: adjust the naming of mst_port and port of aconnectorWayne Lin
2023-01-24drm/display/dp_mst: Correct the kref of port.Wayne Lin
2023-01-24drm/drm_print: correct format problemWayne Lin
2023-01-24drm/amdgpu/display/mst: update mst_mgr relevant variable when long HPDWayne Lin
2023-01-24drm/amdgpu/display/mst: limit payload to be updated one by oneWayne Lin
2023-01-24drm/amdgpu/display/mst: Fix mst_state->pbn_div and slot count assignmentsLyude Paul
2023-01-24drm/amdgpu: skip psp suspend for IMU enabled ASICs mode2 resetTim Huang
2023-01-24drm/amd/display: set allow_freesync parameter in DMAurabindo Pillai
2023-01-24drm/amd/display: Revert "ignore msa parameter only if freesync is enabled"Aurabindo Pillai
2023-01-24drm/amd/display: Allow idle optimization after turning off all pipesAlvin Lee
2023-01-24drm/amd/display: Guard Freesync HDMI parsing with dc_lockStylon Wang
2023-01-24drm/amd/display: Speed up DML fast_validate pathIlya Bakoulin
2023-01-24drm/amd/display: Disable MALL SS and messages for PSR supported configsDillon Varone
2023-01-24drm/amd/display: force connector state when bpc changes during complianceQingqing Zhuo
2023-01-24drm/amd/display: use a more appropriate return value in dp_retrieve_lttpr_cap()Hamza Mahfooz
2023-01-24drm/amdgpu: declare firmware for new MES 11.0.4Li Ma
2023-01-24drm/amdgpu: enable imu firmware for GC 11.0.4Li Ma
2023-01-24drm/amd/pm: add missing AllowIHInterrupt message mapping for SMU13.0.0Evan Quan
2023-01-24drm/amdgpu: remove unconditional trap enable on add gfx11 queuesJonathan Kim
2023-01-19Documentation/gpu: update dGPU asic info tableAlex Deucher
2023-01-19drm/amd/display: remove duplicate included header filesye xingchen
2023-01-19drm/amdgpu: return the PCIe gen and lanes from the INFO ioctlMarek Olšák
2023-01-19drm/amdgpu: print bo inode number instead of ptrPierre-Eric Pelloux-Prayer
2023-01-19drm/amdgpu: retire unused get_umc_v6_7_channel_indexTao Zhou
2023-01-19drm/amdgpu: Optimize sdma ras block initialization code for sdma v4_0YiPeng Chai
2023-01-19drm/amd/display: fix hdmi_encoded_link_bw definitionArnd Bergmann
2023-01-19drm/amd/display: fix dp_retrieve_lttpr_cap() return valueArnd Bergmann
2023-01-19drm/amdgpu: Add sdma ras function on sdma v6_0_3YiPeng Chai
2023-01-19drm/amd/display: disable S/G display on DCN 3.1.4Alex Deucher
2023-01-19drm/amd/display: disable S/G display on DCN 3.1.5Alex Deucher
2023-01-19drm/amd: decrease message about missing PSP runtime database to debugMario Limonciello
2023-01-19drm/amd/display: Decrease messaging about DP alt mode state to debugMario Limonciello
2023-01-19drm/amdgpu/vcn4: fail to schedule IB for AV1 if VCN0 is harvestedAlex Deucher
2023-01-19drm/amdgpu/soc21: don't expose AV1 if VCN0 is harvestedAlex Deucher
2023-01-19drm/amdgpu/vcn3: fail to schedule IB for AV1 if VCN0 is harvestedAlex Deucher
2023-01-19drm/amdgpu/nv: don't expose AV1 if VCN0 is harvestedAlex Deucher
2023-01-19Documentation/gpu: Add Raphael to apu-asic-info-tableMario Limonciello
2023-01-19Documentation/gpu: Add Mendocino to apu-asic-info-tableMario Limonciello
2023-01-19Documentation/gpu: Update lines for GREEN_SARDINE and YELLOW_CARPMario Limonciello
2023-01-19Documentation/gpu: Add MP0 version to apu-asic-info-tableMario Limonciello
2023-01-18drm/amdgpu: allow multipipe policy on ASICs with one MECLang Yu