summaryrefslogtreecommitdiff
path: root/arch/arm/mach-ux500/include/mach/id.h
AgeCommit message (Collapse)Author
2013-01-29ARM: ux500: de-globalize <mach/id.h>Linus Walleij
This removes the file <mach/id.h> from the global kernel include scope, making it a pure mach-ux500 detail. All ASIC specifics needed by drivers shall henceforth be passed from either platform data or the device tree. Cc: Rafael J. Wysocki <rjw@sisk.pl> Acked-by: Samuel Ortiz <sameo@linux.intel.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2013-01-29ARM: ux500: Introduce cpu_is_u8580()Maxime Coquelin
Detect the subrevision v1 of U8540 and U8580. DB8580 is the FDSOI variant of DB8540. Some differences with DB8540 related to clocks will need to be checked with a cpu_is_u8580() function. Signed-off-by: Maxime Coquelin <maxime.coquelin@stericsson.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2012-08-09ARM: ux500: add detection for DB8500 ASIC v2.2Linus Walleij
Add a macro to properly detect the v2.2 version of the DB8500 ASIC. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2012-08-09ARM: ux500: reform Ux500 family namesLinus Walleij
Counting the U9540 and the new U8540 as a U8500 family member does not work. Instead, split the function in two: cpu_is_u8500_family() covering U8500 and U8520 cpu_is_ux540_family() covering U9540 and U8540 This works much better in practice. Update users to keep the same behaviour. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2012-08-09ARM: ux500: add a U8520 detection macroLinus Walleij
In line with the other macros this detects the DB8520 ASIC variant. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2012-08-09ARM: ux500: delete remnant U5500 macrosLinus Walleij
The code using these ASIC detection functions is now gone so we remove it. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2012-05-02ARM: ux500: core U9540 supportLinus Walleij
This adds support for the U9540 variant of the U8500 series. This is an application processor without internal modem. This is the most basic part with ASIC ID, CPU-related fixes, IRQ list, register ranges, timer, UART, and L2 cache setup. This is based on a patch by Michel Jaouen which was rewritten to fit with the latest 3.3 kernel. ChangeLog v1->v2: deleted the irqs-db9540.h file since we expect to migrate to using Device Tree for getting the IRQs to devices. ChangeLog v2->v3: introduced a fixed virtual offset for the ROM as suggested by Arnd Bergmann. Acked-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Sebastien Pasdeloup <sebastien.pasdeloup-nonst@stericsson.com> Signed-off-by: Michel Jaouen <michel.jaouen@stericsson.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2011-12-19ARM: ux500: update ASIC detection for U5500Linus Walleij
This adds a few CPU identification functions for the U5500 variants. Contains portions of code written by Rabin Vincent. Cc: Rabin Vincent <rabin.vincent@stericsson.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2011-05-24mach-ux500: update ASIC version detectionLinus Walleij
This makes the core detect the DB8500 V2.0 and V2.1 ASICs, and add a convenience macro for "V2 or later". Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
2011-01-10ux500: dynamic SOC detectionRabin Vincent
Dynamically detect the DBx500 SOC an revision based on the ASIC ID. Signed-off-by: Rabin Vincent <rabin.vincent@stericsson.com> Signed-off-by: Linus Walleij <linus.walleij@stericsson.com>