summaryrefslogtreecommitdiff
path: root/arch/arm/mm/proc-v6.S
AgeCommit message (Expand)Author
2015-03-28ARM: 8314/1: replace PROCINFO embedded branch with relative offsetArd Biesheuvel
2014-07-18ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King
2014-02-10ARM: 7953/1: mm: ensure TLB invalidation is complete before enabling MMUWill Deacon
2013-10-19ARM: asm: Add ARM_BE8() assembly helperBen Dooks
2013-07-14arm: delete __cpuinit/__CPUINIT usage from all ARM usersPaul Gortmaker
2013-06-07ARM: suspend: fix CPU suspend code for !CONFIG_MMU configurationsWill Deacon
2013-05-02Merge branches 'devel-stable', 'entry', 'fixes', 'mach-types', 'misc' and 'sm...Russell King
2013-04-08ARM: Do 15e0d9e37c (ARM: pm: let platforms select cpu_suspend support) properlyRussell King
2013-04-03ARM: 7691/1: mm: kill unused TLB_CAN_READ_FROM_L1_CACHE and use ALT_SMP insteadWill Deacon
2013-02-16ARM: 7650/1: mm: replace direct access to mm->context.id with new macroBen Dooks
2012-11-12ARM: 7572/1: proc-v6.S: fix commentNicolas Pitre
2012-07-09ARM: 7445/1: mm: update CONTEXTIDR register to contain PID of current processWill Deacon
2011-12-06ARM: proc-*.S: place cpu_reset functions into .idmap.text sectionWill Deacon
2011-09-20ARM: pm: no need to save/restore context ID registerRussell King
2011-09-20ARM: pm: only use preallocated page table during resumeRussell King
2011-09-20ARM: pm: preallocate a page table for suspend/resumeRussell King
2011-08-15ARM: 7015/1: ARM errata: Possible cache data corruption with hit-under-miss e...Catalin Marinas
2011-07-21ARM: Fix build errors caused by adding generic macrosRussell King
2011-07-07ARM: proc: add definition of cpu_reset for ARMv6 and ARMv7 coresWill Deacon
2011-07-07ARM: mm: proc-v6: Use the new processor struct macrosDave Martin
2011-05-26ARM: 6942/1: mm: make TTBR1 always point to swapper_pg_dir on ARMv6/7Catalin Marinas
2011-05-03ARM: PJ4: remove the ARMv6 compatible cache method entriesNicolas Pitre
2011-04-13Merge branch 'fix' of git://git.kernel.org/pub/scm/linux/kernel/git/ycmiao/px...Russell King
2011-04-02ARM: Make consolidated PM sleep code depend on PM_SLEEPRussell King
2011-03-31Fix common misspellingsLucas De Marchi
2011-02-22ARM: pm: add generic CPU suspend/resume supportRussell King
2010-10-18Merge branch 'hotplug' into develRussell King
2010-10-08ARM: hotplug cpu: Keep processor information, startup code & __lookup_process...Russell King
2010-10-04ARM: Allow SMP kernels to boot on UP systemsRussell King
2010-07-27ARM: Factor out common code from cpu_proc_fin()Russell King
2010-07-09ARM: 6207/1: Replace CONFIG_HAS_TLS_REG with HWCAP_TLS and check for it on V6Tony Lindgren
2010-01-19ARM: 5888/1: arm: Update comments in cacheflush.h and remove unnecessary V6 a...Tony Lindgren
2009-12-07ARM: dove: fix the mm mmu flags of the pj4 procinfoSaeed Bishara
2009-11-27ARM: add base support for Marvell Dove SoCSaeed Bishara
2009-11-02ARM: ensure initial page tables are setup for SMP systemsRussell King
2009-10-02ARM: 5727/1: Pass IFSR register to do_PrefetchAbort()Kirill A. Shutemov
2009-05-30Add core support for ARMv6/v7 big-endianCatalin Marinas
2009-04-27arm: Use __INIT macro instead of .text.init.Tim Abbott
2008-11-10Modern processors may need to drain the WB before WFICatalin Marinas
2008-10-01[ARM] Don't include asm/elf.h in asm codeRussell King
2008-10-01[ARM] Convert ARMv6 and ARMv7 to use new memory typesRussell King
2008-10-01[ARM] Convert set_pte_ext implementions to macrosRussell King
2008-04-24[ARM] fix 48d7927bdf071d05cf5d15b816cf06b0937cb84fCatalin Marinas
2008-04-18RealView: Move the SCU initialisation out of __v6_setupCatalin Marinas
2008-04-18Add a prefetch abort handlerPaul Brook
2007-02-15Merge Realview GIC codeRussell King
2007-02-15[ARM] 4109/2: Add support for the RealView/EB MPCore revC platformCatalin Marinas
2007-02-08[ARM] Always mark ARMv6 PTWs outer cacheableRussell King
2006-12-13[ARM] Unuse another Linux PTE bitRussell King
2006-12-08[ARM] Formalise the ARMv6 processor name stringRussell King
generated by cgit (git 2.34.1) at 2024-04-16 08:56:13 +0000