| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2018-10-25 | csky: Cache and TLB routines | Guo Ren | |
| This patch adds cache and tlb sync codes for abiv1 & abiv2. Signed-off-by: Guo Ren <ren_guo@c-sky.com> Reviewed-by: Arnd Bergmann <arnd@arndb.de> | |||
 |
index : linux-arm.git | |
| Russell King's ARM Linux kernel tree | Russell King |
| summaryrefslogtreecommitdiff |