summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/stackframe.h
AgeCommit message (Expand)Author
2022-03-01MIPS: Remove TX39XX supportThomas Bogendoerfer
2020-09-21MIPS: Loongson-3: Enable COP2 usage in kernelHuacai Chen
2020-05-22mips: Add MIPS Release 5 supportSerge Semin
2018-11-09MIPS: Avoid using .set mips0 to restore ISAPaul Burton
2017-10-31MIPS: Fix exception entry when CONFIG_EVA enabledMatt Redfearn
2017-09-06MIPS: Add DWARF unwinding to assemblyCorey Minyard
2017-09-06MIPS: Make SAVE_SOME more standardCorey Minyard
2017-01-03MIPS: Remove RESTORE_ALL_AND_RETPaul Burton
2017-01-03MIPS: Remove r2_emul_return from struct thread_infoPaul Burton
2017-01-03MIPS: Only change $28 to thread_info if coming from user modeMatt Redfearn
2016-02-01MIPS: Fix FPU disable with preemptionJames Hogan
2015-08-03MIPS: Flush RPS on kernel entry with EVAJames Hogan
2015-02-17MIPS: asm: stackframe: Do not preserve the HI/LO registers on MIPS R6Leonid Yegoshin
2014-05-24MIPS: MT: Remove SMTC supportRalf Baechle
2014-03-31MIPS: Fix gigaton of warning building with microMIPS.Ralf Baechle
2013-10-29MIPS: Move definition of SMP processor id register to header fileJayachandran C
2013-07-01MIPS: Don't save/restore OCTEON wide multiplier state on syscalls.David Daney
2013-05-09MIPS: microMIPS: Add support for exception handling.Steven J. Hill
2013-02-01MIPS: Whitespace cleanup.Ralf Baechle
2011-09-21MIPS: Don't clobber CP0_STATUS value for CONFIG_MIPS_MT_SMTCDavid Daney
2011-03-31Fix common misspellingsLucas De Marchi
2010-04-30MIPS: Loongson-2F: Use CONFIG_CPU_JUMP_WORKAROUNDS to control workarounds.Wu Zhangjin
2010-04-12MIPS: Loongson-2F: Flush the branch target history in BTB and RASWu Zhangjin
2009-12-17MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors.David Daney
2009-12-17MIPS: Reorder operations in stackframe.h for better schedulingDavid Daney
2009-01-11MIPS: Cavium OCTEON multiplier state preservation.David Daney
2008-10-11MIPS: Move headfiles to new location below arch/mips/includeRalf Baechle