summaryrefslogtreecommitdiff
path: root/arch/mips
AgeCommit message (Expand)Author
2017-06-29MIPS: CPS: Handle cores not powering down more gracefullyPaul Burton
2017-06-29MIPS: CPS: Prevent multi-core with dcache aliasingPaul Burton
2017-06-29MIPS: CPS: Select CONFIG_SYS_SUPPORTS_SCHED_SMT for MIPSr6Paul Burton
2017-06-29MIPS: CM: WARN on attempt to lock invalid VP, not BUGPaul Burton
2017-06-29MIPS: CM: Avoid per-core locking with CM3 & higherPaul Burton
2017-06-29MIPS: Skip IPI setup if we only have 1 CPUPaul Burton
2017-06-29MIPS: Use `pr_debug' for messages from `__compute_return_epc_for_insn'Maciej W. Rozycki
2017-06-29MIPS: math-emu: For MFHC1/MTHC1 also return SIGILL right awayMaciej W. Rozycki
2017-06-29MIPS: Fix a typo: s/preset/present/ in r2-to-r6 emulation error messageMaciej W. Rozycki
2017-06-29MIPS: Send SIGILL for R6 branches in `__compute_return_epc_for_insn'Maciej W. Rozycki
2017-06-29MIPS: Send SIGILL for linked branches in `__compute_return_epc_for_insn'Maciej W. Rozycki
2017-06-29MIPS: Rename `sigill_r6' to `sigill_r2r6' in `__compute_return_epc_for_insn'Maciej W. Rozycki
2017-06-29MIPS: Send SIGILL for BPOSGE32 in `__compute_return_epc_for_insn'Maciej W. Rozycki
2017-06-29MIPS: Fix unaligned PC interpretation in `compute_return_epc'Maciej W. Rozycki
2017-06-29MIPS: Actually decode JALX in `__compute_return_epc_for_insn'Maciej W. Rozycki
2017-06-29MIPS: math-emu: Prevent wrong ISA mode instruction emulationMaciej W. Rozycki
2017-06-29MIPS: Use queued spinlocks (qspinlock)Paul Burton
2017-06-29MIPS: Use queued read/write locks (qrwlock)Paul Burton
2017-06-29MIPS: cmpxchg: Rearrange __xchg() arguments to match xchg()Paul Burton
2017-06-29MIPS: cmpxchg: Implement 1 byte & 2 byte cmpxchg()Paul Burton
2017-06-29MIPS: cmpxchg: Implement 1 byte & 2 byte xchg()Paul Burton
2017-06-29MIPS: cmpxchg: Implement __cmpxchg() as a functionPaul Burton
2017-06-29MIPS: cmpxchg: Drop __xchg_u{32,64} functionsPaul Burton
2017-06-29MIPS: cmpxchg: Error out on unsupported xchg() callsPaul Burton
2017-06-29MIPS: cmpxchg: Use __compiletime_error() for bad cmpxchg() pointersPaul Burton
2017-06-29MIPS: cmpxchg: Pull xchg() asm into a macroPaul Burton
2017-06-29MIPS: cmpxchg: Unify R10000_LLSC_WAR & non-R10000_LLSC_WAR casesPaul Burton
2017-06-29MIPS: unaligned: Add DSP lwx & lhx missaligned access supportMiodrag Dinic
2017-06-29MIPS: R6: Fix PREF instruction usage by memcpy for MIPS R6Leonid Yegoshin
2017-06-29MIPS: build: Fix "-modd-spreg" switch usage when compiling for mips32r6Miodrag Dinic
2017-06-29MIPS: cmdline: Add support for 'memmap' parameterMiodrag Dinic
2017-06-29MIPS: Loogson: Make enum loongson_cpu_type more clearHuacai Chen
2017-06-29MIPS: Loongson-3: support irq_set_affinity() in i8259 chipHuacai Chen
2017-06-29MIPS: Loongson-3: IRQ balancing for PCI devicesHuacai Chen
2017-06-29MIPS: Loongson: Add NMI handler supportHuacai Chen
2017-06-28mips/loongson64: implement ->dma_supported instead of ->set_dma_maskChristoph Hellwig
2017-06-28MIPS: Loongson: Add Loongson-3A R3 basic supportHuacai Chen
2017-06-28MIPS: SEAD-3: Fix GIC interrupt specifiersPaul Burton
2017-06-28MIPS: SEAD-3: Set interrupt-parent per-device, not at root nodePaul Burton
2017-06-28MIPS: generic: Set RTC_ALWAYS_BCD to 0Paul Burton
2017-06-28MIPS: generic: Abstract FDT fixup applicationPaul Burton
2017-06-28MIPS: generic/yamon-dt: Use serial* rather than uart* aliasesPaul Burton
2017-06-28MIPS: generic/yamon-dt: Support > 256MB of RAMPaul Burton
2017-06-28MIPS: generic/yamon-dt: Pull YAMON DT shim code out of SEAD-3 boardPaul Burton
2017-06-28MIPS: SEAD-3: Remove GIC timer from DTPaul Burton
2017-06-28MIPS: Branch straight to ll in mips_atomic_set()James Hogan
2017-06-28MIPS: Fix mips_atomic_set() with EVAJames Hogan
2017-06-28MIPS: Save static registers before sysmipsJames Hogan
2017-06-28MIPS: Fix mips_atomic_set() retry conditionJames Hogan
2017-06-28MIPS: perf: add I6500 handlingMarcin Nowakowski