summaryrefslogtreecommitdiff
path: root/arch/riscv/include/asm/alternative.h
AgeCommit message (Expand)Author
2023-09-08Merge patch series "Add non-coherent DMA support for AX45MP"Palmer Dabbelt
2023-09-01riscv: errata: Add Andes alternative portsLad Prabhakar
2023-09-01RISC-V: alternative: Remove feature_probe_funcEvan Green
2023-04-25RISC-V: hwprobe: Remove __init on probe_vendor_features()Evan Green
2023-04-18Merge patch series "RISC-V Hardware Probing User Interface"Palmer Dabbelt
2023-04-18RISC-V: hwprobe: Support probing of misaligned access performanceEvan Green
2023-03-14RISC-V: cpufeatures: Put the upper 16 bits of patch ID to workAndrew Jones
2023-03-14riscv: alternatives: Rename errata_id to patch_idAndrew Jones
2023-03-14riscv: alternatives: Remove unnecessary define and unused structAndrew Jones
2023-01-31riscv: switch to relative alternative entriesJisheng Zhang
2022-12-29RISC-V: fix auipc-jalr addresses in patched alternativesHeiko Stuebner
2022-05-11riscv: add memory-type errata for T-HeadHeiko Stuebner
2022-05-11riscv: add RISC-V Svpbmt extension supportHeiko Stuebner
2022-05-11riscv: implement module alternativesHeiko Stuebner
2022-05-11riscv: allow different stages with alternativesHeiko Stuebner
2022-05-11riscv: integrate alternatives better into the main architectureHeiko Stuebner
2021-04-26riscv: sifive: Add SiFive alternative portsVincent Chen
2021-04-26riscv: Introduce alternative mechanism to apply errata solutionVincent Chen