summaryrefslogtreecommitdiff
path: root/arch/riscv/kernel/cpufeature.c
AgeCommit message (Expand)Author
2023-12-12riscv: add ISA extension parsing for ZbcClément Léger
2023-11-10Merge tag 'riscv-for-linus-6.7-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2023-11-08Merge tag 'riscv-for-linus-6.7-rc1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2023-11-07RISC-V: Probe misaligned access speed in parallelEvan Green
2023-11-05riscv: don't probe unaligned access speed if already doneJisheng Zhang
2023-11-05Merge patch series "Add support to handle misaligned accesses in S-mode"Palmer Dabbelt
2023-11-01riscv: report misaligned accesses emulation to hwprobeClément Léger
2023-11-01riscv: annotate check_unaligned_access_boot_cpu() with __initClément Léger
2023-10-31RISC-V: clarify the QEMU workaround in ISA parserTsukasa OI
2023-10-12RISC-V: Detect Zicond from ISA stringAnup Patel
2023-10-12RISC-V: Detect Smstateen extensionMayuresh Chitale
2023-09-21RISC-V: Enable cbo.zero in usermodeAndrew Jones
2023-09-21RISC-V: Make zicbom/zicboz errors consistentAndrew Jones
2023-09-08Merge patch series "RISC-V: Probe for misaligned access speed"Palmer Dabbelt
2023-09-01RISC-V: Probe for unaligned access speedEvan Green
2023-09-01Merge tag 'riscv-for-linus-6.6-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2023-08-30Merge tag 'devicetree-header-cleanups-for-6.6' of git://git.kernel.org/pub/sc...Linus Torvalds
2023-08-28riscv: Explicitly include correct DT includesRob Herring
2023-07-25RISC-V: provide Kconfig & commandline options to control parsing "riscv,isa"Conor Dooley
2023-07-25RISC-V: enable extension detection from dedicated propertiesConor Dooley
2023-07-25RISC-V: split riscv_fill_hwcap() in 3Conor Dooley
2023-07-25RISC-V: add single letter extensions to riscv_isa_extConor Dooley
2023-07-25RISC-V: repurpose riscv_isa_ext array in riscv_fill_hwcap()Conor Dooley
2023-07-25RISC-V: shunt isa_ext_arr to cpufeature.cConor Dooley
2023-07-12RISC-V: Don't include Zicsr or Zifencei in I from ACPIPalmer Dabbelt
2023-06-23Merge patch series "ISA string parser cleanups"Palmer Dabbelt
2023-06-21RISC-V: always report presence of extensions formerly part of the base ISAConor Dooley
2023-06-21RISC-V: remove decrement/increment dance in ISA string parserConor Dooley
2023-06-21RISC-V: rework comments in ISA string parserConor Dooley
2023-06-21RISC-V: validate riscv,isa at boot, not during ISA string parsingConor Dooley
2023-06-21RISC-V: simplify register width check in ISA string parsingConor Dooley
2023-06-19Merge patch series "RISC-V: Export Zba, Zbb to usermode via hwprobe"Palmer Dabbelt
2023-06-19RISC-V: Track ISA extensions per hartEvan Green
2023-06-19RISC-V: Add Zba, Zbs extension probingEvan Green
2023-06-14riscv: say disabling zicbom if no or bad riscv,cbom-block-size foundBen Dooks
2023-06-08Merge patch series "riscv: Add vector ISA support"Palmer Dabbelt
2023-06-08riscv: Add prctl controls for userspace vector managementAndy Chiu
2023-06-08riscv: hwcap: change ELF_HWCAP to a functionAndy Chiu
2023-06-08riscv: Introduce riscv_v_vsize to record size of Vector contextGreentime Hu
2023-06-08riscv: Extending cpufeature.c to detect V-extensionGuo Ren
2023-06-06Merge patch series "riscv: allow case-insensitive ISA string parsing"Palmer Dabbelt
2023-06-06riscv: allow case-insensitive ISA string parsingYangyu Chen
2023-06-01RISC-V: cpufeature: Add ACPI support in riscv_fill_hwcap()Sunil V L
2023-06-01RISC-V: only iterate over possible CPUs in ISA string parserSunil V L
2023-05-05Merge tag 'riscv-for-linus-6.4-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2023-05-05Merge tag 'kvm-riscv-6.4-1' of https://github.com/kvm-riscv/linux into HEADPaolo Bonzini
2023-05-01RISC-V: include cpufeature.h in cpufeature.cConor Dooley
2023-04-21RISC-V: Detect AIA CSRs from ISA stringAnup Patel
2023-04-18Merge patch series "RISC-V Hardware Probing User Interface"Palmer Dabbelt
2023-04-18RISC-V: hwprobe: Support probing of misaligned access performanceEvan Green