summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)Author
2020-03-31RISC-V: Add SBI v0.2 extension definitionsAtish Patra
2020-03-31RISC-V: Add basic support for SBI v0.2Atish Patra
2020-03-31RISC-V: Mark existing SBI as 0.1 SBI.Atish Patra
2020-03-30Merge tag 'irq-core-2020-03-30' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds
2020-03-30Merge branch 'locking-core-for-linus' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds
2020-03-29Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller
2020-03-28Merge branch 'uaccess.futex' of git://git.kernel.org/pub/scm/linux/kernel/git...Thomas Gleixner
2020-03-27futex: arch_futex_atomic_op_inuser() calling conventions changeAl Viro
2020-03-26RISC-V: Move all address space definition macros to one placeAtish Patra
2020-03-26RISC-V: Only select essential drivers for SOC_VIRT configAnup Patel
2020-03-26riscv: Use macro definition instead of magic numberZong Li
2020-03-26riscv: Add support to dump the kernel page tablesZong Li
2020-03-26riscv: patch code by fixmap mappingZong Li
2020-03-26riscv: introduce interfaces to patch kernel codeZong Li
2020-03-26riscv: add macro to get instruction lengthZong Li
2020-03-26riscv: add STRICT_KERNEL_RWX supportZong Li
2020-03-26riscv: add alignment for text, rodata and data sectionsZong Li
2020-03-26riscv: move exception table immediately after RO_DATAZong Li
2020-03-26riscv: add ARCH_SUPPORTS_DEBUG_PAGEALLOC supportZong Li
2020-03-26riscv: add ARCH_HAS_SET_DIRECT_MAP supportZong Li
2020-03-26riscv: add ARCH_HAS_SET_MEMORY supportZong Li
2020-03-25.gitignore: add SPDX License IdentifierMasahiro Yamada
2020-03-18riscv: fix the IPI missing issue in nommu modeGreentime Hu
2020-03-18riscv: uaccess should be used in nommu modeGreentime Hu
2020-03-16irqchip/sifive-plic: Enable/Disable external interrupts upon cpu online/offlineAtish Patra
2020-03-13Merge git://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpf-nextDavid S. Miller
2020-03-05RISC-V: Move all address space definition macros to one placeAtish Patra
2020-03-05riscv: fix seccomp reject syscall code pathTycho Andersen
2020-03-05riscv: Use p*d_leaf macros to define p*d_hugeAlexandre Ghiti
2020-03-05riscv: dts: Add GPIO reboot method to HiFive Unleashed DTS fileYash Shah
2020-03-05RISC-V: Select Goldfish RTC driver for QEMU virt machineAnup Patel
2020-03-05RISC-V: Select SYSCON Reboot and Poweroff for QEMU virt machineAnup Patel
2020-03-05RISC-V: Enable QEMU virt machine support in defconfigsAnup Patel
2020-03-05RISC-V: Add kconfig option for QEMU virt machineAnup Patel
2020-03-05riscv, bpf: Add RV32G eBPF JITLuke Nelson
2020-03-05riscv, bpf: Factor common RISC-V JIT codeLuke Nelson
2020-03-04riscv: Fix range looking for kernel image memblockAlexandre Ghiti
2020-03-04riscv: Force flat memory model with no-mmuDamien Le Moal
2020-03-03RISC-V: Stop using LOCAL for the uaccess fixupsPalmer Dabbelt
2020-03-03RISC-V: Inline the assembly register save/restore macrosPalmer Dabbelt
2020-03-03RISC-V: Stop relying on GCC's register allocator's hueristicsPalmer Dabbelt
2020-03-03RISC-V: Stop putting .sbss in .sdataPalmer Dabbelt
2020-03-03riscv: force hart_lottery to put in .sdata sectionZong Li
2020-03-03riscv: Delete CONFIG_SYSFS_SYSCALL from defconfigsDeepa Dinamani
2020-03-03riscv: Use flush_icache_mm for flush_icache_user_rangeGuo Ren
2020-03-03riscv: Change code model of module to medany to improve data accessingVincent Chen
2020-03-03riscv: avoid the PIC offset of static percpu data in module beyond 2G limitsVincent Chen
2020-02-24riscv: adjust the indentZong Li
2020-02-24riscv: allocate a complete page size for each page tableZong Li
2020-02-19riscv: Fix gitignoreDamien Le Moal