index
:
linux-arm.git
aarch64/hotplug-vcpu/head
aarch64/hotplug-vcpu/v6.5
aarch64/hotplug-vcpu/v6.6
aarch64/hotplug-vcpu/v6.6-rc1
aarch64/hotplug-vcpu/v6.6-rc5
aarch64/hotplug-vcpu/v6.6-rc6
aarch64/hotplug-vcpu/v6.6-rc7
aarch64/hotplug-vcpu/v6.7
aarch64/hotplug-vcpu/v6.7-rc1
aarch64/hotplug-vcpu/v6.7-rc2
aarch64/hotplug-vcpu/v6.7-rc3
aarch64/hotplug-vcpu/v6.7-rc4
aarch64/hotplug-vcpu/v6.7-rc5
aarch64/hotplug-vcpu/v6.8-rc2
aarch64/ktext/head
aarch64/ktext/v6.5
aarch64/ktext/v6.6-rc5
aarch64/ktext/v6.7
adfs
cex7
clearfog
clearfog-4.10
clearfog-4.11
clearfog-4.12
clearfog-4.13
clearfog-4.9
clkdev
csi-v6
devel-stable
drm-armada-devel
drm-armada-devel-4.15
drm-armada-fixes
drm-armada-fixes-4.15
drm-dwhdmi-devel
drm-etnaviv-devel
drm-tda9950-fixes
drm-tda998x-devel
drm-tda998x-fixes
fec-testing
fiq
fixes
fixes-sa1111
for-arm-soc
for-next
hb2
ktext
ktext-current
master
mcbin
mvneta
mvpp2
net-merged
net-next
net-queue
nmi
phy
rtc
sa1100
spectre
to-build
uaccess
vcpu-rmk
wl18xx
zii
Russell King's ARM Linux kernel tree
Russell King
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
sparc64
/
kernel
/
tsb.S
Age
Commit message (
Expand
)
Author
2008-04-24
[SPARC64]: %l6 trap return handling no longer necessary.
David S. Miller
2007-03-19
[SPARC64]: store-init needs trailing membar.
David S. Miller
2006-06-30
Remove obsolete #include <linux/config.h>
Jörn Engel
2006-03-22
[SPARC64]: Add a secondary TSB for hugepage mappings.
David S. Miller
2006-03-20
[SPARC64]: Optimized TSB table initialization.
David S. Miller
2006-03-20
[SPARC64]: Fix and re-enable dynamic TSB sizing.
David S. Miller
2006-03-20
[SPARC64]: Simplify TSB insert checks.
David S. Miller
2006-03-20
[SPARC64]: Fix _PAGE_EXEC handling.
David S. Miller
2006-03-20
[SPARC64]: More TLB/TSB handling fixes.
David S. Miller
2006-03-20
[SPARC64]: Fix some SUN4V TLB handling bugs.
David S. Miller
2006-03-20
[SPARC64]: Do not write garbage into %pstate in tsb_context_switch().
David S. Miller
2006-03-20
[SPARC64]: Deal with PTE layout differences in SUN4V.
David S. Miller
2006-03-20
[SPARC64]: Simplify sun4v TLB handling using macros.
David S. Miller
2006-03-20
[SPARC64]: Fix hypervisor call arg passing.
David S. Miller
2006-03-20
[SPARC64]: Hypervisor TSB context switching.
David S. Miller
2006-03-20
[SPARC64]: Implement sun4v TSB miss handlers.
David S. Miller
2006-03-20
[SPARC64]: Rename gl_{1,2}insn_patch --> sun4v_{1,2}insn_patch
David S. Miller
2006-03-20
[SPARC64]: Initial sun4v TLB miss handling infrastructure.
David S. Miller
2006-03-20
[SPARC64]: Sanitize %pstate writes for sun4v.
David S. Miller
2006-03-20
[SPARC64]: Refine register window trap handling.
David S. Miller
2006-03-20
[SPARC64]: Add explicit register args to trap state loading macros.
David S. Miller
2006-03-20
[SPARC64]: Access TSB with physical addresses when possible.
David S. Miller
2006-03-20
[SPARC64]: Fix too early reference to %g6
David S. Miller
2006-03-20
[SPARC64]: Kill PROM locked TLB entry preservation code.
David S. Miller
2006-03-20
[SPARC64]: Use sparc64_highest_unlocked_tlb_ent in __tsb_context_switch()
David S. Miller
2006-03-20
[SPARC64]: Preload TSB entries from update_mmu_cache().
David S. Miller
2006-03-20
[SPARC64]: Add infrastructure for dynamic TSB sizing.
David S. Miller
2006-03-20
[SPARC64]: TSB refinements.
David S. Miller
2006-03-20
[SPARC64]: Elminate all usage of hard-coded trap globals.
David S. Miller
2006-03-20
[SPARC64]: Move away from virtual page tables, part 1.
David S. Miller
