summaryrefslogtreecommitdiff
path: root/arch/x86
AgeCommit message (Expand)Author
2017-12-22x86/cpu_entry_area: Move it out of the fixmapThomas Gleixner
2017-12-22x86/cpu_entry_area: Move it to a separate unitThomas Gleixner
2017-12-22x86/mm: Create asm/invpcid.hPeter Zijlstra
2017-12-22x86/mm: Put MMU to hardware ASID translation in one placeDave Hansen
2017-12-22x86/mm: Remove hard-coded ASID limit checksDave Hansen
2017-12-22x86/mm: Move the CR3 construction functions to tlbflush.hDave Hansen
2017-12-22x86/mm: Add comments to clarify which TLB-flush functions are supposed to flu...Peter Zijlstra
2017-12-22x86/mm: Remove superfluous barriersPeter Zijlstra
2017-12-22x86/mm: Use __flush_tlb_one() for kernel memoryPeter Zijlstra
2017-12-22x86/microcode: Dont abuse the TLB-flush interfacePeter Zijlstra
2017-12-22x86/uv: Use the right TLB-flush APIPeter Zijlstra
2017-12-22x86/entry: Rename SYSENTER_stack to CPU_ENTRY_AREA_entry_stackDave Hansen
2017-12-22x86/ldt: Prevent LDT inheritance on execThomas Gleixner
2017-12-22x86/ldt: Rework lockingPeter Zijlstra
2017-12-22arch, mm: Allow arch_dup_mmap() to failThomas Gleixner
2017-12-22x86/vsyscall/64: Warn and fail vsyscall emulation in NATIVE modeAndy Lutomirski
2017-12-22x86/vsyscall/64: Explicitly set _PAGE_USER in the pagetable hierarchyAndy Lutomirski
2017-12-22x86/mm/dump_pagetables: Make the address hints correct and readableThomas Gleixner
2017-12-22x86/mm/dump_pagetables: Check PAGE_PRESENT for realThomas Gleixner
2017-12-22x86/Kconfig: Limit NR_CPUS on 32-bit to a sane amountThomas Gleixner
2017-12-17x86/cpufeatures: Make CPU bugs stickyThomas Gleixner
2017-12-17x86/paravirt: Provide a way to check for hypervisorsThomas Gleixner
2017-12-17x86/paravirt: Dont patch flush_tlb_singleThomas Gleixner
2017-12-17x86/entry/64: Make cpu_entry_area.tss read-onlyAndy Lutomirski
2017-12-17x86/entry: Clean up the SYSENTER_stack codeAndy Lutomirski
2017-12-17x86/entry/64: Remove the SYSENTER stack canaryAndy Lutomirski
2017-12-17x86/entry/64: Move the IST stacks into struct cpu_entry_areaAndy Lutomirski
2017-12-17x86/entry/64: Create a per-CPU SYSCALL entry trampolineAndy Lutomirski
2017-12-17x86/entry/64: Return to userspace from the trampoline stackAndy Lutomirski
2017-12-17x86/entry/64: Use a per-CPU trampoline stack for IDT entriesAndy Lutomirski
2017-12-17x86/espfix/64: Stop assuming that pt_regs is on the entry stackAndy Lutomirski
2017-12-17x86/entry/64: Separate cpu_current_top_of_stack from TSS.sp0Andy Lutomirski
2017-12-17x86/entry: Remap the TSS into the CPU entry areaAndy Lutomirski
2017-12-17x86/entry: Move SYSENTER_stack to the beginning of struct tss_structAndy Lutomirski
2017-12-17x86/dumpstack: Handle stack overflow on all stacksAndy Lutomirski
2017-12-17x86/entry: Fix assumptions that the HW TSS is at the beginning of cpu_tssAndy Lutomirski
2017-12-17x86/kasan/64: Teach KASAN about the cpu_entry_areaAndy Lutomirski
2017-12-17x86/mm/fixmap: Generalize the GDT fixmap mechanism, introduce struct cpu_entr...Andy Lutomirski
2017-12-17x86/entry/gdt: Put per-CPU GDT remaps in ascending orderAndy Lutomirski
2017-12-17x86/dumpstack: Add get_stack_info() support for the SYSENTER stackAndy Lutomirski
2017-12-17x86/entry/64: Allocate and enable the SYSENTER stackAndy Lutomirski
2017-12-17x86/irq/64: Print the offending IP in the stack overflow warningAndy Lutomirski
2017-12-17x86/irq: Remove an old outdated comment about context tracking racesAndy Lutomirski
2017-12-17x86/unwinder: Handle stack overflows more gracefullyJosh Poimboeuf
2017-12-17x86/unwinder/orc: Dont bail on stack overflowAndy Lutomirski
2017-12-17x86/entry/64/paravirt: Use paravirt-safe macro to access eflagsBoris Ostrovsky
2017-12-17x86/mm/kasan: Don't use vmemmap_populate() to initialize shadowAndrey Ryabinin
2017-12-17locking/barriers: Convert users of lockless_dereference() to READ_ONCE()Will Deacon
2017-12-17perf/x86: Enable free running PEBS for REGS_USER/INTRAndi Kleen
2017-12-17x86: Make X86_BUG_FXSAVE_LEAK detectable in CPUID on AMDRudolf Marek
generated by cgit (git 2.34.1) at 2025-04-01 06:19:09 +0000