summaryrefslogtreecommitdiff
path: root/drivers/clk/bcm/clk-bcm2835.c
AgeCommit message (Expand)Author
2017-09-25clk: bcm2835: remove remains from stub clk driverDanilo Krummrich
2017-06-02clk: bcm2835: Minimise clock jitter for PCM clockPhil Elwell
2017-06-02clk: bcm2835: Limit PCM clock to OSC and PLLD_PERPhil Elwell
2017-06-02clk: bcm2835: Correct the prediv logicPhil Elwell
2017-01-20clk: bcm2835: Add leaf clock measurement support, disabled by defaultEric Anholt
2017-01-20clk: bcm2835: Register the DSI0/DSI1 pixel clocks.Eric Anholt
2017-01-20clk: bcm2835: Don't rate change PLLs on behalf of DSI PLL dividers.Eric Anholt
2016-12-12clk: bcm: Fix 'maybe-uninitialized' warning in bcm2835_clock_choose_div_and_p...Boris Brezillon
2016-12-08clk: bcm: Allow rate change propagation to PLLH_AUX on VEC clockBoris Brezillon
2016-12-08clk: bcm: Support rate change propagation on bcm2835 clocksBoris Brezillon
2016-12-08clk: bcm2835: Avoid overwriting the div info when disabling a pll_div clkBoris Brezillon
2016-11-23clk: bcm2835: Fix ->fixed_divider of pllh_auxBoris Brezillon
2016-10-17clk: bcm2835: Clamp the PLL's requested rate to the hardware limits.Eric Anholt
2016-09-14clk: bcm2835: Migrate to clk_hw based registration and OF APIsStephen Boyd
2016-09-07clk: bcm2835: Skip PLLC clocks when deciding on a new clock parentEric Anholt
2016-09-07clk: bcm2835: Mark the CM SDRAM clock's parent as criticalEric Anholt
2016-09-07clk: bcm2835: Mark GPIO clocks enabled at boot as criticalEric Anholt
2016-09-07clk: bcm2835: Mark the VPU clock as criticalEric Anholt
2016-04-19clk: bcm2835: Fix PLL poweronEric Anholt
2016-04-19clk: bcm2835: Fix compiler warnings on 64-bit buildsEric Anholt
2016-03-17clk: bcm2835: add missing osc and per clocksMartin Sperl
2016-03-17clk: bcm2835: add missing PLL clock dividersMartin Sperl
2016-03-17clk: bcm2835: enable management of PCM clockMartin Sperl
2016-03-17clk: bcm2835: reorganize bcm2835_clock_array assignmentMartin Sperl
2016-03-17clk: bcm2835: remove use of BCM2835_CLOCK_COUNT in driverMartin Sperl
2016-03-17clk: bcm2835: expose raw clock-registers via debugfsMartin Sperl
2016-03-17clk: bcm2835: clean up coding style issuesMartin Sperl
2016-03-17clk: bcm2835: correctly enable fractional clock supportMartin Sperl
2016-03-17clk: bcm2835: divider value has to be 1 or moreMartin Sperl
2016-03-17clk: bcm2835: add locking to pll*_on/off methodsMartin Sperl
2016-03-17clk: bcm2835: pll_off should only update CM_PLL_ANARSTMartin Sperl
2016-03-02clk: bcm: Remove CLK_IS_ROOTStephen Boyd
2016-02-25clk: bcm2835: added missing clock register definitionsMartin Sperl
2016-02-16clk: bcm2835: Reuse CLK_DIVIDER_MAX_AT_ZERO for recalc_rate()Eric Anholt
2016-02-16clk: bcm2835: Fix setting of PLL divider clock ratesEric Anholt
2015-12-24clk: bcm2835: Add PWM clock supportRemi Pommarel
2015-12-24clk: bcm2835: Support for clock parent selectionRemi Pommarel
2015-12-24clk: bcm2835: add a round up ability to the clock divisorRemi Pommarel
2015-10-12clk: bcm2835: Add support for programming the audio domain clocksEric Anholt
2015-10-01clk: bcm2835: Move under bcm/ with other Broadcom SoC clk drivers.Eric Anholt