summaryrefslogtreecommitdiff
path: root/drivers/clk/meson
AgeCommit message (Expand)Author
2018-09-26clk: meson: meson8b: use the regmap in the internal reset controllerMartin Blumenstingl
2018-09-26clk: meson: meson8b: register the clock controller earlyMartin Blumenstingl
2018-09-26clk: meson-axg: pcie: drop the mpll3 clock parentYixun Lan
2018-09-26clk: meson: axg: round audio system master clocks downJerome Brunet
2018-09-26clk: meson: clk-pll: drop hard-coded rates from pll tablesJerome Brunet
2018-09-26clk: meson: clk-pll: remove od parametersJerome Brunet
2018-09-26clk: meson: clk-pll: drop CLK_GET_RATE_NOCACHE where unnecessaryJerome Brunet
2018-09-26clk: meson: clk-pll: add enable bitJerome Brunet
2018-07-09clk: meson: add gen_clkJerome Brunet
2018-07-09clk: meson: gxbb: remove HHI_GEN_CLK_CTNL duplicate definitionJerome Brunet
2018-07-09clk: meson-axg: add clocks required by pcie driverYixun Lan
2018-07-09clk: meson: remove unused clk-audio-divider driverJerome Brunet
2018-07-09clk: meson: stop rate propagation for audio clocksJerome Brunet
2018-07-09clk: meson: axg: add the audio clock controller driverJerome Brunet
2018-07-09clk: meson: add axg audio sclk divider driverJerome Brunet
2018-07-09clk: meson: add triple phase clock driverJerome Brunet
2018-07-09clk: meson: add clk-phase clock driverJerome Brunet
2018-07-09clk: meson: clean-up meson clock configurationJerome Brunet
2018-07-09clk: meson: remove obsolete register accessJerome Brunet
2018-06-21clk: meson: audio-divider is one basedJerome Brunet
2018-06-19clk: meson-gxbb: set fclk_div2 as CLK_IS_CRITICALNeil Armstrong
2018-06-09Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds
2018-05-21clk: meson: axg: let mpll clocks round closestJerome Brunet
2018-05-21clk: meson: mpll: add round closest supportJerome Brunet
2018-05-21clk: meson: meson8b: mark fclk_div2 gate clocks as CLK_IS_CRITICALMartin Blumenstingl
2018-05-18clk: meson: use SPDX license identifiers consistentlyJerome Brunet
2018-05-15clk: meson: drop CLK_SET_RATE_PARENT flagYixun Lan
2018-05-15clk: meson-axg: Add AO Clock and Reset controller driverQiufang Dai
2018-05-15clk: meson: aoclk: refactor common code into dedicated fileYixun Lan
2018-05-15clk: meson: migrate to devm_of_clk_add_hw_provider APIYixun Lan
2018-05-15clk: meson: gxbb: add the video decoder clocksMaxime Jourdan
2018-05-15clk: meson: meson8b: add support for the NAND clocksMartin Blumenstingl
2018-05-01Merge tag 'meson-clk-fixes-4.17-1' of https://github.com/BayLibre/clk-meson i...Stephen Boyd
2018-04-25clk: meson: meson8b: fix meson8b_cpu_clk parent clock nameMartin Blumenstingl
2018-04-25clk: meson: meson8b: fix meson8b_fclk_div3_div clock nameMartin Blumenstingl
2018-04-25clk: meson: drop meson_aoclk_gate_regmap_opsYixun Lan
2018-04-16clk: meson: honor CLK_MUX_ROUND_CLOSEST in clk_regmapJerome Brunet
2018-03-14clk: meson: Drop unused local variable and add staticStephen Boyd
2018-03-13clk: meson: clean-up clk81 clocksJerome Brunet
2018-03-13clk: meson: add fdiv clock gatesJerome Brunet
2018-03-13clk: meson: add mpll pre-dividerJerome Brunet
2018-03-13clk: meson: axg: add hifi pll clockJerome Brunet
2018-03-13clk: meson: add ROUND_CLOSEST to the pll driverJerome Brunet
2018-03-13clk: meson: add gp0 frac parameter for axg and gxlJerome Brunet
2018-03-13clk: meson: improve pll driver results with fracJerome Brunet
2018-03-13clk: meson: remove special gp0 lock loopJerome Brunet
2018-03-13clk: meson: poke pll CNTL lastJerome Brunet
2018-03-13clk: meson: add fractional part of meson8b fixed_pllJerome Brunet
2018-03-13clk: meson: use hhi syscon if availableJerome Brunet
2018-03-13clk: meson: remove obsolete cpu_clkJerome Brunet