index
:
linux-arm.git
aarch64/hotplug-vcpu/head
aarch64/hotplug-vcpu/v6.5
aarch64/hotplug-vcpu/v6.6
aarch64/hotplug-vcpu/v6.6-rc1
aarch64/hotplug-vcpu/v6.6-rc5
aarch64/hotplug-vcpu/v6.6-rc6
aarch64/hotplug-vcpu/v6.6-rc7
aarch64/hotplug-vcpu/v6.7
aarch64/hotplug-vcpu/v6.7-rc1
aarch64/hotplug-vcpu/v6.7-rc2
aarch64/hotplug-vcpu/v6.7-rc3
aarch64/hotplug-vcpu/v6.7-rc4
aarch64/hotplug-vcpu/v6.7-rc5
aarch64/hotplug-vcpu/v6.8-rc2
aarch64/ktext/head
aarch64/ktext/v6.5
aarch64/ktext/v6.6-rc5
aarch64/ktext/v6.7
adfs
cex7
clearfog
clearfog-4.10
clearfog-4.11
clearfog-4.12
clearfog-4.13
clearfog-4.9
clkdev
csi-v6
devel-stable
drm-armada-devel
drm-armada-devel-4.15
drm-armada-fixes
drm-armada-fixes-4.15
drm-dwhdmi-devel
drm-etnaviv-devel
drm-tda9950-fixes
drm-tda998x-devel
drm-tda998x-fixes
fec-testing
fiq
fixes
fixes-sa1111
for-arm-soc
for-next
hb2
ktext
ktext-current
master
mcbin
mvneta
mvpp2
net-merged
net-next
net-queue
nmi
phy
rtc
sa1100
spectre
to-build
uaccess
vcpu-rmk
wl18xx
zii
Russell King's ARM Linux kernel tree
Russell King
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
pistachio
Age
Commit message (
Expand
)
Author
2018-11-06
clk: pistachio: constify clk_ops structures
Julia Lawall
2015-08-26
clk: pistachio: correct critical clock list
Damien.Horsley
2015-08-26
clk: pistachio: Fix PLL rate calculation in integer mode
Zdenko Pulitika
2015-08-26
clk: pistachio: Fix override of clk-pll settings from boot loader
Zdenko Pulitika
2015-08-26
clk: pistachio: Fix 32bit integer overflows
Zdenko Pulitika
2015-08-24
clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw)
Stephen Boyd
2015-07-20
clk: pistachio: Include clk.h
Stephen Boyd
2015-06-04
clk: pistachio: Add sanity checks on PLL configuration
Kevin Cernekee
2015-06-04
clk: pistachio: Lock the PLL when enabled upon rate change
Ezequiel Garcia
2015-06-04
clk: pistachio: Add a pll_lock() helper for clarity
Ezequiel Garcia
2015-03-31
CLK: Pistachio: Register external clock gates
Andrew Bresticker
2015-03-31
CLK: Pistachio: Register system interface gate clocks
Andrew Bresticker
2015-03-31
CLK: Pistachio: Register peripheral clocks
Andrew Bresticker
2015-03-31
CLK: Pistachio: Register core clocks
Andrew Bresticker
2015-03-31
CLK: Pistachio: Add PLL driver
Andrew Bresticker
2015-03-31
CLK: Add basic infrastructure for Pistachio clocks
Andrew Bresticker