summaryrefslogtreecommitdiff
path: root/drivers/clk/renesas/r9a07g044-cpg.c
AgeCommit message (Expand)Author
2021-10-08clk: renesas: r9a07g044: Add SDHI clock and reset entriesBiju Das
2021-10-08clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Co...Lad Prabhakar
2021-09-24clk: renesas: r9a07g044: Add GbEthernet clock/resetBiju Das
2021-09-24clk: renesas: r9a07g044: Add ethernet clock sourcesBiju Das
2021-09-24clk: renesas: r9a07g044: Mark IA55_CLK and DMAC_ACLK criticalBiju Das
2021-07-26clk: renesas: r9a07g044: Add entry for fixed clock P0_DIV2Lad Prabhakar
2021-07-19clk: renesas: r9a07g044: Add clock and reset entries for ADCLad Prabhakar
2021-07-19clk: renesas: r9a07g044: Add clock and reset entries for CANFDLad Prabhakar
2021-07-19clk: renesas: Rename renesas-rzg2l-cpg.[ch] to rzg2l-cpg.[ch]Geert Uytterhoeven
2021-07-19clk: renesas: r9a07g044: Add GPIO clock and reset entriesLad Prabhakar
2021-07-19clk: renesas: r9a07g044: Add SSIF-2 clock and reset entriesBiju Das
2021-07-19clk: renesas: r9a07g044: Add USB clocks/resetsBiju Das
2021-07-19clk: renesas: r9a07g044: Add DMAC clocks/resetsBiju Das
2021-07-19clk: renesas: r9a07g044: Add I2C clocks/resetsBiju Das
2021-07-12dt-bindings: clock: r9a07g044-cpg: Update clock/reset definitionsBiju Das
2021-07-12clk: renesas: r9a07g044: Add P2 Clock supportBiju Das
2021-07-12clk: renesas: r9a07g044: Fix P1 ClockBiju Das
2021-07-12clk: renesas: r9a07g044: Rename divider tableBiju Das
2021-06-10clk: renesas: Add support for R9A07G044 SoCLad Prabhakar