summaryrefslogtreecommitdiff
path: root/drivers/clk/renesas
AgeCommit message (Expand)Author
2017-06-19clk: renesas: cpg-mssr: Use of_device_get_match_data() helperGeert Uytterhoeven
2017-05-24clk: renesas: r8a7794: Add new CPG/MSSR driverGeert Uytterhoeven
2017-05-24clk: renesas: r8a7792: Add new CPG/MSSR driverGeert Uytterhoeven
2017-05-24clk: renesas: r8a7791/r8a7793: Add new CPG/MSSR driverGeert Uytterhoeven
2017-05-24clk: renesas: r8a7790: Add new CPG/MSSR driverGeert Uytterhoeven
2017-05-24clk: renesas: Rework Kconfig and Makefile logicGeert Uytterhoeven
2017-05-24clk: renesas: cpg-mssr: Initialize error pointer using ERR_PTR()Geert Uytterhoeven
2017-05-15clk: renesas: r8a7795: Correct pwm, gpio, and i2c parent clocks on ES2.0Geert Uytterhoeven
2017-05-15clk: renesas: Use pm_clk_no_clocks() helper i.s.o. direct accessGeert Uytterhoeven
2017-05-15clk: renesas: Do not build clk-div6 for R8A7792Geert Uytterhoeven
2017-05-15clk: renesas: r8a7796: Add INTC-EX clockTakeshi Kihara
2017-05-15clk: renesas: r8a7796: Add PCIe clocksHarunobu Kurokawa
2017-05-15clk: renesas: r8a7796: Add PWM clockRyo Kodama
2017-05-15clk: renesas: r8a7796: Add HS-USB clockKazuya Mizuguchi
2017-05-15clk: renesas: r8a7796: Add Sound DVC clocksKazuya Mizuguchi
2017-05-15clk: renesas: r8a7796: Add Sound SRC clockKazuya Mizuguchi
2017-05-15clk: renesas: r8a7796: Add Sound SSI clockKazuya Mizuguchi
2017-05-15clk: renesas: r8a7796: Add USB-DMAC clocksHiromitsu Yamasaki
2017-05-15clk: renesas: r8a7796: Add Audio-DMAC clocksHiromitsu Yamasaki
2017-05-15clk: renesas: r8a7796: Add EHCI/OHCI clocksKazuya Mizuguchi
2017-05-15clk: renesas: r8a7796: Add HDMI clockKoji Matsuoka
2017-05-15clk: renesas: r8a7795: Add HS-USB ch3 clockTakeshi Kihara
2017-05-15clk: renesas: r8a7795: Add USB-DMAC ch3 clockTakeshi Kihara
2017-05-15clk: renesas: r8a7795: Add EHCI/OHCI ch3 clockTakeshi Kihara
2017-05-15clk: renesas: r8a7745: Remove PLL configs for MD19=0Geert Uytterhoeven
2017-05-15clk: renesas: r8a7745: Remove nonexisting scu-src[0789] clocksGeert Uytterhoeven
2017-05-15clk: renesas: rcar-gen2: Fix PLL0 on R-Car V2H and E2Geert Uytterhoeven
2017-03-30clk: renesas: rcar-gen3-cpg: Add support for RCLK on R-Car H3 ES2.0Geert Uytterhoeven
2017-03-30clk: renesas: r8a7795: Add support for R-Car H3 ES2.0Geert Uytterhoeven
2017-03-30clk: renesas: cpg-mssr: Add support for fixing up clock tablesGeert Uytterhoeven
2017-03-21clk: renesas: rcar-gen3: Add workaround for PLL0/2/4 errata on H3 ES1.0Geert Uytterhoeven
2017-03-21clk: renesas: rcar-gen3-cpg: Pass mode pins to rcar_gen3_cpg_init()Geert Uytterhoeven
2017-03-21clk: renesas: r8a7796: Reformat core clock tableGeert Uytterhoeven
2017-03-21clk: renesas: r8a7795: Reformat core clock tableGeert Uytterhoeven
2017-03-21clk: renesas: r8a7796: Correct name of watchdog clockGeert Uytterhoeven
2017-03-21clk: renesas: r8a7795: Correct name of watchdog clockGeert Uytterhoeven
2017-03-21clk: renesas: r8a7795: Correct parent clock and sort order for Audio DMACsGeert Uytterhoeven
2017-03-06clk: renesas: r8a7796: Add IMR clocksSergei Shtylyov
2017-03-06clk: renesas: r8a7795: Add IMR clocksSergei Shtylyov
2017-02-16clk: renesas: mstp: ensure register writes completeChris Brandt
2017-01-27Merge tag 'clk-renesas-for-v4.11-tag2' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd
2017-01-27clk: renesas: r8a7796: Add IIC-DVFS clockKhiem Nguyen
2017-01-27clk: renesas: r8a7795: Add IIC-DVFS clockKeita Kobayashi
2017-01-27clk: renesas: cpg-mssr: Add support for reset controlGeert Uytterhoeven
2017-01-27clk: renesas: cpg-mssr: Rename cpg_mssr_priv.mstp_lockGeert Uytterhoeven
2017-01-27clk: renesas: cpg-mssr: Document suitability for RZ/G1Geert Uytterhoeven
2017-01-27clk: renesas: mstp: Reformat cpg_mstp_clock_register() for git diffGeert Uytterhoeven
2017-01-23clk: renesas: mstp: Make INTC-SYS a critical clockGeert Uytterhoeven
2017-01-23clk: renesas: cpg-mssr: Migrate to CLK_IS_CRITICALGeert Uytterhoeven
2017-01-20Merge tag 'clk-renesas-for-v4.11-tag1' of git://git.kernel.org/pub/scm/linux/...Stephen Boyd
generated by cgit (git 2.34.1) at 2025-03-21 06:38:20 +0000