summaryrefslogtreecommitdiff
path: root/drivers/cxl/core/regs.c
AgeCommit message (Expand)Author
2023-10-27cxl/core/regs: Rework cxl_map_pmu_regs() to use map->dev for devmRobert Richter
2023-10-27cxl/core/regs: Rename phys_addr in cxl_map_component_regs()Robert Richter
2023-10-27cxl/pci: Add RCH downstream port AER register discoveryRobert Richter
2023-10-27cxl/core/regs: Rename @dev to @host in struct cxl_register_mapRobert Richter
2023-06-25Merge branch 'for-6.5/cxl-rch-eh' into for-6.5/cxlDan Williams
2023-06-25Merge branch 'for-6.5/cxl-perf' into for-6.5/cxlDan Williams
2023-06-25cxl/regs: Clarify when a 'struct cxl_register_map' is input vs outputDan Williams
2023-06-25cxl/regs: Remove early capability checks in Component Register setupRobert Richter
2023-06-25cxl/pci: Refactor component register discovery for reuseTerry Bowman
2023-06-25cxl/core/regs: Add @dev to cxl_register_mapRobert Richter
2023-06-25cxl/rch: Prepare for caching the MMIO mapped PCIe AER capabilityDan Williams
2023-06-25cxl/acpi: Probe RCRB later during RCH downstream port creationRobert Richter
2023-05-30cxl/pci: Find and register CXL PMU devicesJonathan Cameron
2023-05-30cxl: Add functions to get an instance of / count regblocks of a given typeJonathan Cameron
2022-12-05cxl/regs: Fix sparse warningDan Williams
2022-12-05Merge branch 'for-6.2/cxl-aer' into for-6.2/cxlDan Williams
2022-12-03cxl/pci: Find and map the RAS Capability StructureDan Williams
2022-12-03cxl/pci: Prepare for mapping RAS Capability StructureDan Williams
2022-12-03cxl/core/regs: Make cxl_map_{component, device}_regs() device genericDan Williams
2022-12-03cxl/pci: Cleanup cxl_map_device_regs()Dan Williams
2022-12-03cxl/pci: Cleanup repeated code in cxl_probe_regs() helpersDan Williams
2022-12-03cxl/acpi: Extract component registers of restricted hosts from RCRBRobert Richter
2022-11-14cxl/core: Check physical address before mapping it in devm_cxl_iomap_block()Robert Richter
2022-11-14cxl/core: Remove duplicate declaration of devm_cxl_iomap_block()Robert Richter
2022-02-08cxl/regs: Fix size of CXL Capability Header RegisterJonathan Cameron
2022-02-08cxl/core/hdm: Add CXL standard decoder enumeration to the coreDan Williams
2022-02-08cxl/pci: Rename pci.h to cxlpci.hDan Williams
2022-02-08cxl/core: Fix cxl_probe_component_regs() error messageDan Williams
2022-02-08cxl/acpi: Map component registers for Root PortsBen Widawsky
2021-11-15cxl/core: Convert to EXPORT_SYMBOL_NS_GPLDan Williams
2021-09-07cxl/registers: Fix Documentation warningDan Williams
2021-08-06cxl/core: Move register mapping infrastructureDan Williams
generated by cgit (git 2.34.1) at 2025-03-24 17:15:18 +0000