summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/dcn20
AgeCommit message (Expand)Author
2021-11-24drm/amd/display: Fixed DSC would not PG after removing DSC streamYi-Ling Chen
2021-11-03drm/amd/display: Added HPO HW control shutdown supportJake Wang
2021-10-28drm/amd/display: Remove unused macrosAnson Jacob
2021-10-28drm/amd/display: dcn20_resource_construct reduce scope of FPU enabledAnson Jacob
2021-10-19drm/amd/display: Change initializer to single braceAnthony Koo
2021-10-19drm/amd/display: Disable hdmistream and hdmichar clocksJake Wang
2021-10-19drm/amd/display: Disable dpstreamclk, symclk32_se, and symclk32_leJake Wang
2021-10-19drm/amd/display: Disable dsc root clock when not being usedJake Wang
2021-10-06drm/amd/display: Re-arrange FPU code structure for dcn2xQingqing Zhuo
2021-10-04drm/amd/display: add cyan_skillfish display supportZhan Liu
2021-09-28drm/amd/display: Add PPS immediate update flag for DCN2Ilya
2021-09-28drm/amd/display: Add debug support to override the Minimum DRAM ClockDavid Galiffi
2021-09-23drm/amd/display: Fix issue with dynamic bpp change for DCN3xGuo, Bing
2021-09-23drm/amd/display: Fix dynamic encoder reassignmentJimmy Kizito
2021-09-23drm/amd/display: Pass display_pipe_params_st as const in DMLHarry Wentland
2021-09-14drm/amd/display: Fix dynamic link encoder access.Jimmy Kizito
2021-09-14drm/amd/display: Add DPCD writes at key pointsLeo (Hanghong) Ma
2021-09-01drm/amd/display: Update swizzle mode enumsAlvin Lee
2021-09-01drm/amd/display: Add DP 2.0 SST DC SupportFangzhi Zuo
2021-08-09drm/amd/display: fix missing writeback disablement if plane is removedRoy Chan
2021-08-05drm/amd/display: Add DC_FP helper to check FPU stateRodrigo Siqueira
2021-08-05drm/amd/display: Move specific DCN2x code that uses FPU to DMLRodrigo Siqueira
2021-08-05drm/amd/display: Fix Dynamic bpp issue with 8K30 with Navi 1XBing Guo
2021-07-28drm/amd/display: refactor riommu invalidation waEric Yang
2021-07-23drm/amd/display: change zstate allow msg conditionEric Yang
2021-07-23drm/amd/display: add workaround for riommu invalidation request hangEric Yang
2021-07-23drm/amd/display: DCN2X Prefer ODM over bottom pipe to find second pipesunglee
2021-07-23drm/amd/display: Fix max vstartup calculation for modes with bordersNicholas Kazlauskas
2021-07-21drm/amd/display: log additional register state for debugJosip Pavic
2021-07-21drm/amd/display: Fix timer_per_pixel unit errorOliver Logush
2021-06-22drm/amdgpu/display: fold DRM_AMD_DC_DCN3_1 into DRM_AMD_DC_DCNAlex Deucher
2021-06-15drm/amd/display: Add interface to get Calibrated Avg Level from FIFOWesley Chalmers
2021-06-08drm/amd/display: Add swizzle visual confirm modePo-Ting Chen
2021-06-08drm/amd/display: Updates for ODM Transition TestEric Bernstein
2021-06-08drm/amd/display: Set DISPCLK_MAX_ERRDET_CYCLES to 7Wesley Chalmers
2021-06-08drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers
2021-06-08drm/amd/display: Add Interface to set FIFO ERRDET SW OverrideWesley Chalmers
2021-06-08drm/amd/display: Change default policy for MPO with multidisplayAric Cyr
2021-06-08drm/amd/display: Return last used DRR VTOTAL from DCJayendran Ramani
2021-06-08drm/amd/display: Refactor visual confirmWyatt Wood
2021-06-04drm/amd/display: Add DCN3.1 DML calculation supportNicholas Kazlauskas
2021-06-04drm/amd/display: Add DCN3.1 DCHHUBNicholas Kazlauskas
2021-06-04drm/amd/display: Add DCN3.1 DCCGNicholas Kazlauskas
2021-05-27drm/amd/display: Increase linebuffer pixel depth to 36bpp.Mario Kleiner
2021-05-27drm/amd/display: Add support for SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616.Mario Kleiner
2021-05-27Revert "drm/amd/display: Refactor and add visual confirm for HW Flip Queue"Qingqing Zhuo
2021-05-27drm/amd/display: fix odm scalingDmytro Laktyushkin
2021-05-21drm/amd/display: Allow bandwidth validation for 0 streams.Bindu Ramamurthy
2021-05-19drm/amd/display: Refactor and add visual confirm for HW Flip QueueWyatt Wood
2021-05-11drm/amd/display: Delete several unneeded bool conversionsZhen Lei
generated by cgit (git 2.34.1) at 2024-06-02 15:07:05 +0000