summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/dc/dcn21
AgeCommit message (Expand)Author
2021-10-06drm/amd/display: Re-arrange FPU code structure for dcn2xQingqing Zhuo
2021-08-05drm/amd/display: Move specific DCN2x code that uses FPU to DMLRodrigo Siqueira
2021-07-27drm/amd/display: Add missing DCN21 IP parameterVictor Lu
2021-07-23drm/amd/display: Enable eDP ILR on DCN2.1Michael Strauss
2021-07-21drm/amd/display: log additional register state for debugJosip Pavic
2021-06-08drm/amd/display: Add interface for ADD & DROP PIXEL RegistersWesley Chalmers
2021-06-08drm/amd/display: Add Interface to set FIFO ERRDET SW OverrideWesley Chalmers
2021-06-08drm/amd/display: Revert "Fix clock table filling logic"Ilya Bakoulin
2021-06-08drm/amd/display: Refactor visual confirmWyatt Wood
2021-05-27Revert "drm/amd/display: Refactor and add visual confirm for HW Flip Queue"Qingqing Zhuo
2021-05-19drm/amd/display: Refactor and add visual confirm for HW Flip QueueWyatt Wood
2021-05-10drm/amd/display: Fix clock table filling logicIlya Bakoulin
2021-04-28drm/amd/display: Added multi instance support for ABMJake Wang
2021-04-15drm/amd/display: Added support for multiple eDP BL controlJake Wang
2021-04-09drm/amd/display: Add function and debugfs to dump DCC_EN bitVictor Lu
2021-04-09drm/amd/display: revert max lb lines changeDmytro Laktyushkin
2021-04-09drm/amd/display: hide VGH asic specific structsDmytro Laktyushkin
2021-03-23drm/amd/display: Separate caps for maximum RGB and YUV plane countsAtufa Khan
2021-03-23drm/amd/display: use max lb for latency hidingDmytro Laktyushkin
2021-03-23drm/amd/display: remove duplicate include in dcn21 and gpioZhang Yunkai
2021-03-23drm/amd/display: Revert dram_clock_change_latency for DCN2.1Sung Lee
2021-03-23drm/amd/display: Enable pflip interrupt upon pipe enableQingqing Zhuo
2021-03-05drm/amdgpu/display: use GFP_ATOMIC in dcn21_validate_bandwidth_fp()Holger Hoffstätte
2021-03-05drm/amd/display: Fix nested FPU context in dcn21_validate_bandwidth()Holger Hoffstätte
2021-02-18drm/amd/display: Old sequence for HUBP blankAurabindo Pillai
2021-02-18drm/amd/display: Copy over soc values before bounding box creationSung Lee
2021-02-18drm/amd/display: Populate dcn2.1 bounding box before state duplicationSung Lee
2021-02-18drm/amd/display: Add FPU wrappers to dcn21_validate_bandwidth()Jan Kokemüller
2021-02-09drm/amd/display: Initialize dmub_rb_cmd unions to 0Wyatt Wood
2021-02-02drm/amd/display: Add more Clock Sources to DCN2.1Sung Lee
2021-01-20drm/amd/display: Update dram_clock_change_latency for DCN2.1Jake Wang
2021-01-13drm/amd/display: New sequence for HUBP blankWesley Chalmers
2021-01-05drm/amdgpu/display: drop DCN support for aarch64Alex Deucher
2020-12-15drm/amd/display: Adding prototype for dccg21_update_dpp_dto()Souptick Joarder
2020-12-08drm/amd/display: Revert DCN2.1 dram_clock_change_latency updateMichael Strauss
2020-12-01drm/amd/display: Update dram_clock_change_latency for DCN2.1Sung Lee
2020-11-24drm/amd/display: To update backlight restore mechanismCamille Cho
2020-11-16drm/amd/display: Populate hostvm parameter before DML calculationSung Lee
2020-11-10drm/amd/display: cap dpp dto phase not more than modulo.Yongqiang Sun
2020-11-10drm/amd/display: update dpp dto phase and modulo.Yongqiang Sun
2020-11-10drm/amd/display: force use sRGB for video TF is sRGB or BT709Jing Zhou
2020-11-10drm/amd/display: Prevent freesync power optimization during validationIsabel Zhang
2020-11-10drm/amd/display: Add fallback to prefetch mode 1 if 0 failsIsabel Zhang
2020-11-02drm/amd/display: Blank HUBP during pixel data blank for DCN30 v2Joshua Aberback
2020-11-02drm/amd/display: Force prefetch mode to 0Isabel Zhang
2020-10-26drm/amd/display: Update GSL state if leaving immediate flipAlvin Lee
2020-10-26drm/amd/display: Source minimum HBlank supportAshley Thomas
2020-10-26drm/amd/display: enable odm + full screen mpo on dcn21Dmytro Laktyushkin
2020-10-26drm/amd/display: add dcn21 bw validationDmytro Laktyushkin
2020-10-26drm/amd/display: Add Bounding Box State for Low DF PState but High Voltage StateSung Lee
generated by cgit (git 2.34.1) at 2024-06-04 15:07:30 +0000