summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_cdclk.c
AgeCommit message (Expand)Author
2020-12-04drm/i915: Add intel_atomic_add_affected_planes()Ville Syrjälä
2020-12-01drm/i915/cdclk: prefer intel_de_write() over I915_WRITE()Jani Nikula
2020-10-16drm/i915/rkl: Add new cdclk tableMatt Roper
2020-10-14drm/i915/jsl: Split EHL/JSL platform info and PCI idsTejas Upadhyay
2020-10-07drm/i915/dg1: Initialize RAWCLK properlyMatt Roper
2020-09-17drm/i915: Nuke force_min_cdclk_changedVille Syrjälä
2020-09-08Merge tag 'v5.9-rc4' into drm-nextDave Airlie
2020-08-23treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva
2020-08-17drm/i915: Make i830 .get_cdclk() assignment less confusingVille Syrjälä
2020-08-17drm/i915: Fix some whitespaceVille Syrjälä
2020-07-03drm/i915/tgl: Clamp min_cdclk to max_cdclk_freq to unblock 8KStanislav Lisovskiy
2020-06-08Revert "drm/i915: Remove unneeded hack now for CDCLK"Stanislav Lisovskiy
2020-06-04drm/i915: Fix wrong CDCLK adjustment changesStanislav Lisovskiy
2020-05-22drm/i915: Fix includes and local vars orderStanislav Lisovskiy
2020-05-21drm/i915: Remove unneeded hack now for CDCLKStanislav Lisovskiy
2020-05-21drm/i915: Adjust CDCLK accordingly to our DBuf bw needsStanislav Lisovskiy
2020-05-19drm/i915: Read out hrawclk on all gen3+ platformsVille Syrjälä
2020-05-19drm/i915: Document our lackluster FSB frequency readoutVille Syrjälä
2020-05-19drm/i915: Fix 400 MHz FSB readout on elkVille Syrjälä
2020-03-09drm/i915: Lock gmbus/aux mutexes while changing cdclkVille Syrjälä
2020-02-23drm/i915/display/cdclk: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya
2020-02-19drm/i915: Read rawclk_freq earlierChris Wilson
2020-02-11drm/i915: Fix the docs for intel_set_cdclk_post_plane_update()Ville Syrjälä
2020-02-10drm/i915/tgl: Update cdclk voltage level settingsMatt Roper
2020-01-31drm/i915: Store active_pipes bitmask in cdclk stateVille Syrjälä
2020-01-31drm/i915: Convert cdclk to global stateVille Syrjälä
2020-01-31drm/i915: Introduce better global state handlingVille Syrjälä
2020-01-31drm/i915: s/init_cdclk/init_cdclk_hw/Ville Syrjälä
2020-01-31drm/i915: swap() the entire cdclk stateVille Syrjälä
2020-01-31drm/i915: Extract intel_cdclk_stateVille Syrjälä
2020-01-31drm/i915: Simplify intel_set_cdclk_{pre,post}_plane_update() calling conventionVille Syrjälä
2020-01-31drm/i915: s/cdclk_state/cdclk_config/Ville Syrjälä
2020-01-31drm/i915: s/need_cd2x_updare/can_cd2x_update/Ville Syrjälä
2020-01-31drm/i915: Collect more cdclk state under the same roofVille Syrjälä
2020-01-31drm/i915: Move more cdclk state handling into the cdclk codeVille Syrjälä
2020-01-27drm/i915/cdclk: use intel_de_*() functions for register accessJani Nikula
2020-01-23drm/i915/cdclk: use new struct drm_device logging macrosWambui Karuga
2020-01-13drm/i915: Bump up CDCLK to eliminate underruns on TGLStanislav Lisovskiy
2019-11-18drm/i915/ehl: Update voltage level checksMatt Roper
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.Maarten Lankhorst
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> hw.Maarten Lankhorst
2019-10-24drm/i915: Allow planes to declare their minimum acceptable cdclkVille Syrjälä
2019-10-24drm/i915: Rework global state lockingVille Syrjälä
2019-10-24drm/i915: Add debugs to distingiush a cd2x update from a full cdclk pll updateVille Syrjälä
2019-10-15drm/i915: Make .modeset_calc_cdclk() mandatoryVille Syrjälä
2019-09-16drm/i915: Extract intel_modeset_calc_cdclk()Ville Syrjälä
2019-09-12drm/i915: Remove duplicated bxt/cnl/icl .modeset_calc_cdclk() funcsVille Syrjälä
2019-09-12drm/i915: Reuse cnl_modeset_calc_cdclk() on icl+Ville Syrjälä
2019-09-12drm/i915: Fix CD2X pipe select masking during cdclk sanitationVille Syrjälä
2019-09-12drm/i915: Fix cdclk bypass freq readout for tgl/bxt/glkVille Syrjälä
generated by cgit (git 2.34.1) at 2025-03-31 05:21:47 +0000