summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_crt.c
AgeCommit message (Expand)Author
2022-11-11drm/i915: stop including i915_irq.h from i915_trace.hJani Nikula
2022-09-26drm/i915: Clean up connector->*_allowed setupVille Syrjälä
2022-09-26drm/i915: Use BIT() when dealing with output typesVille Syrjälä
2022-09-08drm/i915: Feed the DPLL output freq back into crtc_stateVille Syrjälä
2022-08-31drm/i915/crt: remove BUG_ON()Jani Nikula
2022-08-31drm/i915: move and group fdi members under display.fdiJani Nikula
2022-08-31drm/i915: move vbt to display.vbtJani Nikula
2021-12-02drm/i915/display: remove intel_wait_for_vblank()Jani Nikula
2021-12-02drm/i915/display: add intel_crtc_wait_for_next_vblank() and use itJani Nikula
2021-10-19drm/i915: Introduce lpt_pch_disable()Ville Syrjälä
2021-10-19drm/i915: Move intel_ddi_fdi_post_disable() to fdi codeVille Syrjälä
2021-10-19drm/i915: Move iCLKIP readout to the pch codeVille Syrjälä
2021-10-19drm/i915: Move LPT PCH readout codeVille Syrjälä
2021-10-19drm/i915: Clean up the {ilk,lpt}_pch_enable() calling conventionVille Syrjälä
2021-10-19drm/i915: Move PCH modeset code to its own fileVille Syrjälä
2021-10-19drm/i915: Move PCH refclock stuff into its own fileVille Syrjälä
2021-09-15drm/i915: s/pipe/transcoder/ when dealing with PIPECONF/TRANSCONFVille Syrjälä
2021-06-23drm/i915: Introduce encoder->get_buf_trans()Ville Syrjälä
2021-05-05drm/i915: Don't include intel_de.h from intel_display_types.hVille Syrjälä
2021-04-28drm/i915/display: move crtc and dpll declarations where they belongJani Nikula
2021-04-14drm/i915/display: rename display version macrosLucas De Marchi
2021-03-23drm/i915/display: Eliminate most usage of INTEL_GEN()Matt Roper
2021-03-08drm/i915: Add encoder->is_clock_enabled()Ville Syrjälä
2021-03-08drm/i915: Move DDI clock readout to encoder->get_config()Ville Syrjälä
2021-02-16drm/i915: Extract hsw_ddi_{enable,disable}_clock()Ville Syrjälä
2021-02-05drm/i915: migrate hsw fdi code to new file.Dave Airlie
2020-09-15drm/i915: Reduce INTEL_DISPLAY_ENABLED to just treat outputs as disconnectedVille Syrjälä
2020-06-22drm/i915/params: switch to device specific parametersJani Nikula
2020-04-20drm/i915: Pass encoder all the way to intel_ddi_transcoder_func_reg_val_get()Ville Syrjälä
2020-04-20drm/i915: Push TRANS_DDI_FUNC_CTL into the encoder->enable() hookVille Syrjälä
2020-04-20drm/i915: Pass encoder to intel_ddi_enable_pipe_clock()Ville Syrjälä
2020-04-08drm/i915/crt: use struct drm_device based loggingJani Nikula
2020-04-03drm/i915: Pass atomic state to encoder hooksVille Syrjälä
2020-02-27drm/i915: significantly reduce the use of <drm/i915_drm.h>Jani Nikula
2020-02-20drm/i915: Mark all HPD capabled connectors as suchVille Syrjälä
2020-02-11drm/i915/crt: automatic conversion to drm_device based logging macros.Wambui Karuga
2020-02-04drm/i915/crt: Configure connector->polled and encoder->hpd_pin consistentlyVille Syrjälä
2020-02-02drm/i915/display/crt: Make WARN* drm specific where drm_priv ptr is availablePankaj Bharadiya
2020-01-31drm/i915: move pipe, pch and vblank enable to encoders on DDI platformsJani Nikula
2020-01-27drm/i915/crt: use intel_de_*() functions for register accessJani Nikula
2020-01-13drm/i915: Pass intel_connector to intel_attached_*()Ville Syrjälä
2020-01-09drm/i915: use true,false for bool variable in intel_crt.cMa Feng
2019-12-28drm/i915: prefer 3-letter acronym for ironlakeLucas De Marchi
2019-12-18drm/i915: Move stuff from haswell_crtc_disable() into encoder .post_disable()Ville Syrjälä
2019-12-18drm/i915: Call hsw_fdi_link_train() directly()Ville Syrjälä
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> uapi.Maarten Lankhorst
2019-11-01drm/i915: Perform automated conversions for crtc uapi/hw split, base -> hw.Maarten Lankhorst
2019-10-31drm/i915: Simplify pipe_mask setup even furtherVille Syrjälä
2019-10-31drm/i915: s/crtc_mask/pipe_mask/Ville Syrjälä
2019-10-30drm/i915: Nuke 'mode' argument to intel_get_load_detect_pipe()Ville Syrjälä
generated by cgit (git 2.34.1) at 2025-03-21 00:15:33 +0000