summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_ddi.c
AgeCommit message (Expand)Author
2023-01-25drm/i915/audio: Hardware ELD readoutVille Syrjälä
2023-01-18drm/i915: move snps_phy_failed_calibration to display sub-struct under snpsJani Nikula
2022-12-21drm/i915/ddi: Add missing wait-for-active for HDMI aligning with bspec updatesAnkit Nautiyal
2022-12-21drm/i915/ddi: Align timeout for DDI_BUF_CTL active with BspecAnkit Nautiyal
2022-12-08drm/i915/vrr: Reorder transcoder vs. vrr enable/disableVille Syrjälä
2022-11-22drm/i915: Enable SDP split for DP2.0Vinod Govindapillai
2022-11-18drm/i915/mtl+: Don't enable the AUX_IO power for non-eDP port main linksImre Deak
2022-11-18drm/i915: Factor out function to get/put AUX_IO power for main linkImre Deak
2022-11-18drm/i915/tgl+: Enable display DC power states on all eDP portsImre Deak
2022-11-18drm/i915: Use the AUX_IO power domain only for eDP/PSR portImre Deak
2022-11-17drm/i915/hti: abstract hti handlingJani Nikula
2022-11-11drm/i915: stop including i915_irq.h from i915_trace.hJani Nikula
2022-10-26drm/i915/tgl+: Sanitize DKL PHY register definitionsImre Deak
2022-10-26drm/i915/tgl+: Move DKL PHY register definitions to intel_dkl_phy_regs.hImre Deak
2022-10-26drm/i915: Rename intel_tc_phy_regs.h to intel_mg_phy_regs.hImre Deak
2022-10-26drm/i915/tgl+: Add locking around DKL PHY register accessesImre Deak
2022-09-27drm/i915: Fix TypeC mode initialization during system resumeImre Deak
2022-09-26drm/i915: Nuke intel_get_shared_dpll_id()Ville Syrjälä
2022-09-26drm/i915: Force DPLL calculation for TC ports after readoutVille Syrjälä
2022-09-07drm/i915: Relocate intel_crtc_dotclock()Ville Syrjälä
2022-08-31drm/i915/quirks: abstract checking for display quirksJani Nikula
2022-08-29drm/i915: move hotplug to display.hotplugJani Nikula
2022-08-29drm/i915: move dpll under display.dpllJani Nikula
2022-08-15drm/i915/tc: Fix PHY ownership programming in HDMI legacy modeImre Deak
2022-08-04Merge drm/drm-next into drm-intel-nextRodrigo Vivi
2022-07-18drm/i915/tgl+: Fix HDMI transcoder clock vs. DDI BUF disabling orderImre Deak
2022-07-12Merge tag 'drm-intel-next-2022-07-06' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2022-07-06drm/i915: Nuke PCH_MCCVille Syrjälä
2022-06-24Merge tag 'drm-intel-next-2022-06-22' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2022-06-14drm/i915: Extract intel_crtc_dotclock()Ville Syrjälä
2022-06-03drm/i915/regs: split out intel audio register definitionsJani Nikula
2022-06-01drm/i915/display: stop using BUG()Jani Nikula
2022-05-27drm/i915: Extract intel_edp_fixup_vbt_bpp()Ville Syrjälä
2022-05-11Merge tag 'drm-intel-next-2022-05-06' of git://anongit.freedesktop.org/drm/dr...Dave Airlie
2022-04-25drm/display: Move SCDC helpers into display-helper libraryThomas Zimmermann
2022-04-20drm/i915: Sanitize the port -> DDI/AUX power domain mapping for each platformImre Deak
2022-04-20drm/i915: Rename the power domain names to end with pipes/portsImre Deak
2022-04-11drm/i915/dg2: Do not explode on phy calibration errorLucas De Marchi
2022-03-30drm/i915/audio: move has_audio checks to within codec enable/disableJani Nikula
2022-03-16drm/i915: Do DRRS disable/enable during pre/post_plane_update()Ville Syrjälä
2022-03-15drm/i915: Move DRRS enable/disable higher upVille Syrjälä
2022-03-15drm/i915: Stash DRRS state under intel_crtcVille Syrjälä
2022-03-15drm/i915: Eliminate the intel_dp dependency from DRRSVille Syrjälä
2022-03-02drm/i915: Use str_enable_disable()Lucas De Marchi
2022-02-24drm/i915/dg2: Skip output init on PHY calibration failureMatt Roper
2022-02-21drm/i915/adlp: Add TypeC PHY TBT->DP-alt/legacy mode switch workaroundImre Deak
2022-02-15drm/i915: Change bigjoiner state tracking to use the pipe bitmaskVille Syrjälä
2022-02-15drm/i915: Introduce intel_crtc_is_bigjoiner_{slave,master}()Ville Syrjälä
2022-02-01drm/i915: Move M/N setup to a more logical place on ddi platformsVille Syrjälä
2022-02-01drm/i915: Pass crtc+cpu_transcoder to intel_cpu_transcoder_set_m_n()Ville Syrjälä
generated by cgit (git 2.34.1) at 2025-04-18 15:33:58 +0000