summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_cmd_parser.c
AgeCommit message (Expand)Author
2016-10-28drm/i915: Refactor object page APIChris Wilson
2016-10-14drm/i915: Allocate intel_engine_cs structure only for the enabled enginesAkash Goel
2016-09-16drm/i915: use NULL for NULL pointersJani Nikula
2016-08-18drm/i915/cmdparser: Accelerate copies from WC memoryChris Wilson
2016-08-18drm/i915/cmdparser: Use binary search for faster register lookupChris Wilson
2016-08-18drm/i915/cmdparser: Check for SKIP descriptors firstChris Wilson
2016-08-18drm/i915/cmdparser: Compare against the previous command descriptorChris Wilson
2016-08-18drm/i915/cmdparser: Improve hash functionChris Wilson
2016-08-18drm/i915/cmdparser: Only cache the dst vmapChris Wilson
2016-08-18drm/i915/cmdparser: Use cached vmappingsChris Wilson
2016-08-18drm/i915/cmdparser: Add the TIMESTAMP register for the other enginesChris Wilson
2016-08-18drm/i915/cmdparser: Make initialisation failure non-fatalChris Wilson
2016-08-18drm/i915: Extract i915_gem_obj_prepare_shmem_write()Chris Wilson
2016-07-27drm/i915/cmdparser: Remove stray intel_engine_cs *ringChris Wilson
2016-06-06drm/i915: Fix a buch of kerneldoc warningsTvrtko Ursulin
2016-05-09drm/i915: Store a i915 backpointer from engine, and use itChris Wilson
2016-05-09drm/i915: Allow MI_LOAD_REGISTER_REG between whitelisted registers.Kenneth Graunke
2016-05-05drm/i915: Report command parser version 0 if disabledChris Wilson
2016-03-21drm/i915: Bump command parser version for new whitelisted registersJordan Justen
2016-03-21drm/i915: Add Haswell CS GPR registers to whitelistJordan Justen
2016-03-21drm/i915: Move Haswell registers to separate whitelist tableJordan Justen
2016-03-21drm/i915: Use an array of register tables in command parserJordan Justen
2016-03-21drm/i915: Add TIMESTAMP to register whitelistJordan Justen
2016-03-16drm/i915: Rename intel_engine_cs function parametersTvrtko Ursulin
2015-11-18drm/i915: Type safe register read/writeVille Syrjälä
2015-11-18drm/i915: Make the cmd parser 64bit regs explicitVille Syrjälä
2015-10-06drm/i915: Add GEN7_GPGPU_DISPATCHDIMX/Y/Z to the register whitelistJordan Justen
2015-09-04drm/i915: Fix cmdparser STORE/LOAD command descriptorsChris Wilson
2015-09-01drm/i915: Bump command parser version number.Francisco Jerez
2015-08-26drm/i915: Change SRM, LRM instructions to use correct lengthArun Siluvery
2015-07-29drm/i915: Fix command parser table validatorHanno Böck
2015-07-29drm/i915: Properly sort MI coomand tableHanno Böck
2015-07-06drm/i915: Update WaFlushCoherentL3CacheLinesAtContextSwitchArun Siluvery
2015-06-15drm/i915: Add SCRATCH1 and ROW_CHICKEN3 to the register whitelist.Francisco Jerez
2015-06-15drm/i915: Extend the parser to check register writes against a mask/value pair.Francisco Jerez
2015-06-15drm/i915: Fix command parser to validate multiple register access with the sa...Francisco Jerez
2015-04-10drm/i915: Tidy batch pool logicChris Wilson
2015-03-17drm/i915: Fix vmap_batch page iterator overrunMika Kuoppala
2015-02-23drm/i915: Trim the command parser allocationsChris Wilson
2014-12-16drm/i915: Add GPGPU_THREADS_DISPATCHED to the register whitelistJordan Justen
2014-12-16drm/i915: Tidy up execbuffer command parsing codeBrad Volkin
2014-12-16drm/i915: Use batch length instead of object size in command parserBrad Volkin
2014-12-16drm/i915: Use batch pools with the command parserBrad Volkin
2014-12-10drm/i915: Add MI_SET_APPID cmd to cmd parser tablesMichael H. Nguyen
2014-12-03drm/i915: Flatten engine init control flowDaniel Vetter
2014-11-14drm/i915: Add the predicate source registers to the register whitelistNeil Roberts
2014-11-10Merge remote-tracking branch 'airlied/drm-next' into HEADDaniel Vetter
2014-11-07Merge tag 'topic/core-stuff-2014-11-05' of git://anongit.freedesktop.org/drm-...Dave Airlie
2014-11-04drm/i915: Abort command parsing for chained batchesBrad Volkin
2014-10-28Merge tag 'drm-intel-next-2014-10-03-no-ppgtt' of git://anongit.freedesktop.o...Dave Airlie
generated by cgit (git 2.34.1) at 2025-03-20 21:24:23 +0000